<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › uv › uv_mmrs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>uv_mmrs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * SGI UV MMR definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2011 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_X86_UV_UV_MMRS_H</span>
<span class="cp">#define _ASM_X86_UV_UV_MMRS_H</span>

<span class="cm">/*</span>
<span class="cm"> * This file contains MMR definitions for both UV1 &amp; UV2 hubs.</span>
<span class="cm"> *</span>
<span class="cm"> * In general, MMR addresses and structures are identical on both hubs.</span>
<span class="cm"> * These MMRs are identified as:</span>
<span class="cm"> *	#define UVH_xxx		&lt;address&gt;</span>
<span class="cm"> *	union uvh_xxx {</span>
<span class="cm"> *		unsigned long       v;</span>
<span class="cm"> *		struct uvh_int_cmpd_s {</span>
<span class="cm"> *		} s;</span>
<span class="cm"> *	};</span>
<span class="cm"> *</span>
<span class="cm"> * If the MMR exists on both hub type but has different addresses or</span>
<span class="cm"> * contents, the MMR definition is similar to:</span>
<span class="cm"> *	#define UV1H_xxx	&lt;uv1 address&gt;</span>
<span class="cm"> *	#define UV2H_xxx	&lt;uv2address&gt;</span>
<span class="cm"> *	#define UVH_xxx		(is_uv1_hub() ? UV1H_xxx : UV2H_xxx)</span>
<span class="cm"> *	union uvh_xxx {</span>
<span class="cm"> *		unsigned long       v;</span>
<span class="cm"> *		struct uv1h_int_cmpd_s {	 (Common fields only)</span>
<span class="cm"> *		} s;</span>
<span class="cm"> *		struct uv1h_int_cmpd_s {	 (Full UV1 definition)</span>
<span class="cm"> *		} s1;</span>
<span class="cm"> *		struct uv2h_int_cmpd_s {	 (Full UV2 definition)</span>
<span class="cm"> *		} s2;</span>
<span class="cm"> *	};</span>
<span class="cm"> *</span>
<span class="cm"> * Only essential difference are enumerated. For example, if the address is</span>
<span class="cm"> * the same for both UV1 &amp; UV2, only a single #define is generated. Likewise,</span>
<span class="cm"> * if the contents is the same for both hubs, only the &quot;s&quot; structure is</span>
<span class="cm"> * generated.</span>
<span class="cm"> *</span>
<span class="cm"> * If the MMR exists on ONLY 1 type of hub, no generic definition is</span>
<span class="cm"> * generated:</span>
<span class="cm"> *	#define UVnH_xxx	&lt;uvn address&gt;</span>
<span class="cm"> *	union uvnh_xxx {</span>
<span class="cm"> *		unsigned long       v;</span>
<span class="cm"> *		struct uvh_int_cmpd_s {</span>
<span class="cm"> *		} sn;</span>
<span class="cm"> *	};</span>
<span class="cm"> */</span>

<span class="cp">#define UV_MMR_ENABLE		(1UL &lt;&lt; 63)</span>

<span class="cp">#define UV1_HUB_PART_NUMBER	0x88a5</span>
<span class="cp">#define UV2_HUB_PART_NUMBER	0x8eb8</span>
<span class="cp">#define UV2_HUB_PART_NUMBER_X	0x1111</span>

<span class="cm">/* Compat: if this #define is present, UV headers support UV2 */</span>
<span class="cp">#define UV2_HUB_IS_SUPPORTED	1</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                          UVH_BAU_DATA_BROADCAST                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_BAU_DATA_BROADCAST				0x61688UL</span>
<span class="cp">#define UVH_BAU_DATA_BROADCAST_32			0x440</span>

<span class="cp">#define UVH_BAU_DATA_BROADCAST_ENABLE_SHFT		0</span>
<span class="cp">#define UVH_BAU_DATA_BROADCAST_ENABLE_MASK		0x0000000000000001UL</span>

<span class="k">union</span> <span class="n">uvh_bau_data_broadcast_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_bau_data_broadcast_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_BAU_DATA_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG				0x61680UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_32				0x438</span>

<span class="cp">#define UVH_BAU_DATA_CONFIG_VECTOR_SHFT			0</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_STATUS_SHFT			12</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_VECTOR_MASK			0x00000000000000ffUL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_STATUS_MASK			0x0000000000001000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_bau_data_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_bau_data_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_EVENT_OCCURRED0                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_EVENT_OCCURRED0				0x70000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_32				0x5e8</span>

<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_HCERR_SHFT		0</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_HCERR_SHFT		1</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_HCERR_SHFT		2</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_HCERR_SHFT		3</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_HCERR_SHFT		4</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_HCERR_SHFT		5</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_HCERR_SHFT		6</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_AOERR0_SHFT		7</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_AOERR0_SHFT		8</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_AOERR0_SHFT		9</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_AOERR0_SHFT		10</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_AOERR0_SHFT		11</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_AOERR0_SHFT		12</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_AOERR0_SHFT		13</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_AOERR1_SHFT		14</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_AOERR1_SHFT		15</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_AOERR1_SHFT		16</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_AOERR1_SHFT		17</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_AOERR1_SHFT		18</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_AOERR1_SHFT		19</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_AOERR1_SHFT		20</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_VPI_INT_SHFT		21</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	22</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		23</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		24</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		25</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		26</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		27</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		28</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		29</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		30</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		31</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		32</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		33</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		34</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		35</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		36</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		37</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		38</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_L1_NMI_INT_SHFT		39</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_STOP_CLOCK_SHFT		40</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		41</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		42</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LTC_INT_SHFT		43</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	44</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_IPI_INT_SHFT		45</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT0_SHFT		46</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT1_SHFT		47</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT2_SHFT		48</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT3_SHFT		49</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_PROFILE_INT_SHFT		50</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC0_SHFT			51</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC1_SHFT			52</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC2_SHFT			53</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC3_SHFT			54</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_BAU_DATA_SHFT		55</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_POWER_MANAGEMENT_REQ_SHFT	56</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_HCERR_MASK		0x0000000000000001UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_HCERR_MASK		0x0000000000000002UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_HCERR_MASK		0x0000000000000004UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_HCERR_MASK		0x0000000000000008UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_HCERR_MASK		0x0000000000000010UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_HCERR_MASK		0x0000000000000020UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_HCERR_MASK		0x0000000000000040UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_AOERR0_MASK		0x0000000000000080UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_AOERR0_MASK		0x0000000000000100UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_AOERR0_MASK		0x0000000000000200UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_AOERR0_MASK		0x0000000000000400UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_AOERR0_MASK		0x0000000000000800UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_AOERR0_MASK		0x0000000000001000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_AOERR0_MASK		0x0000000000002000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000004000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000000008000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000000010000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LH_AOERR1_MASK		0x0000000000020000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000000040000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_XN_AOERR1_MASK		0x0000000000080000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SI_AOERR1_MASK		0x0000000000100000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RH_VPI_INT_MASK		0x0000000000200000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000000000400000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000000000800000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000000001000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000000002000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000000004000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000000008000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000000010000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000000020000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000000080000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000000100000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0000000200000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0000000400000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0000000800000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0000001000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0000002000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0000004000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0000008000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0000010000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0000020000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0000040000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LTC_INT_MASK		0x0000080000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0000100000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_IPI_INT_MASK		0x0000200000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x0000400000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x0000800000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x0001000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x0002000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_PROFILE_INT_MASK		0x0004000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC0_MASK			0x0008000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC1_MASK			0x0010000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC2_MASK			0x0020000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_RTC3_MASK			0x0040000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_BAU_DATA_MASK		0x0080000000000000UL</span>
<span class="cp">#define UV1H_EVENT_OCCURRED0_POWER_MANAGEMENT_REQ_MASK	0x0100000000000000UL</span>

<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_HCERR_SHFT		0</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_HCERR_SHFT		1</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_HCERR_SHFT		2</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_HCERR_SHFT		3</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_HCERR_SHFT		4</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_HCERR_SHFT		5</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_HCERR_SHFT		6</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_HCERR_SHFT		7</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_HCERR_SHFT		8</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_AOERR0_SHFT		9</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_AOERR0_SHFT		10</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_AOERR0_SHFT		11</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_AOERR0_SHFT		12</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_AOERR0_SHFT		13</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_AOERR0_SHFT		14</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_AOERR0_SHFT		15</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_XB_AOERR0_SHFT		16</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RT_AOERR0_SHFT		17</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_SHFT		18</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_SHFT		19</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_AOERR1_SHFT		20</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_AOERR1_SHFT		21</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_AOERR1_SHFT		22</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_SHFT		23</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_SHFT		24</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_SHFT		25</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_SHFT		26</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_XB_AOERR1_SHFT		27</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RT_AOERR1_SHFT		28</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_SHFT		29</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_SHFT		30</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	31</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		32</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		33</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		34</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		35</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		36</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		37</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		38</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		39</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		40</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		41</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		42</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		43</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		44</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		45</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		46</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		47</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_SHFT		48</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_SHFT		49</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		50</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		51</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	52</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_IPI_INT_SHFT		53</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_SHFT		54</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_SHFT		55</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_SHFT		56</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_SHFT		57</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_PROFILE_INT_SHFT		58</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_HCERR_MASK		0x0000000000000001UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_HCERR_MASK		0x0000000000000002UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_HCERR_MASK		0x0000000000000004UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_HCERR_MASK		0x0000000000000008UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_HCERR_MASK		0x0000000000000010UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_HCERR_MASK		0x0000000000000020UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_HCERR_MASK		0x0000000000000040UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_HCERR_MASK		0x0000000000000080UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_HCERR_MASK		0x0000000000000100UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_AOERR0_MASK		0x0000000000000200UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_AOERR0_MASK		0x0000000000000400UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_AOERR0_MASK		0x0000000000000800UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_AOERR0_MASK		0x0000000000001000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_AOERR0_MASK		0x0000000000002000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_AOERR0_MASK		0x0000000000004000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_AOERR0_MASK		0x0000000000008000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_XB_AOERR0_MASK		0x0000000000010000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RT_AOERR0_MASK		0x0000000000020000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_MASK		0x0000000000040000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_MASK		0x0000000000080000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000100000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_QP_AOERR1_MASK		0x0000000000200000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000000400000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_MASK		0x0000000000800000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_MASK		0x0000000001000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000002000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000004000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_XB_AOERR1_MASK		0x0000000008000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_RT_AOERR1_MASK		0x0000000010000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_MASK		0x0000000020000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000000080000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000000100000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000000200000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000000400000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000000800000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000001000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000002000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000004000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000008000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000010000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000020000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0000040000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0000080000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0000100000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0000200000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0000400000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0000800000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0001000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0002000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0004000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0008000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0010000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_IPI_INT_MASK		0x0020000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x0040000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x0080000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x0100000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x0200000000000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED0_PROFILE_INT_MASK		0x0400000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_event_occurred0_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_event_occurred0_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_vpi_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">system_shutdown_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_8</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_10</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_12</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_13</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_nmi_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">stop_clock</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">asic_to_l1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_to_asic</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ltc_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">la_seq_trigger</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ipi_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">profile_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">bau_data</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">power_management_req</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_57_63</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_event_occurred0_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qp_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh0_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh1_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni0_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni1_hcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qp_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh0_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh1_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xb_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rt_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni0_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni1_aoerr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qp_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh0_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh1_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xb_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rt_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni0_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni1_aoerr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">system_shutdown_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_8</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_10</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_12</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_13</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_nmi_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">stop_clock</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">asic_to_l1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_to_asic</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">la_seq_trigger</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ipi_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">profile_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_59_63</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                        UVH_EVENT_OCCURRED0_ALIAS                          */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ALIAS			0x0000000000070008UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ALIAS_32			0x5f0</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR0_TLB_INT0_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG				0x61b00UL</span>

<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_VECTOR_SHFT		0</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_STATUS_SHFT		12</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_VECTOR_MASK		0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_STATUS_MASK		0x0000000000001000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_int0_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr0_tlb_int0_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR0_TLB_INT1_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG				0x61b40UL</span>

<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_VECTOR_SHFT		0</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_STATUS_SHFT		12</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_VECTOR_MASK		0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_STATUS_MASK		0x0000000000001000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_int1_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr0_tlb_int1_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR0_TLB_MMR_CONTROL                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL 0x401080UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL 0xc01080UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL (is_uv1_hub() ?				\</span>
<span class="cp">			UV1H_GR0_TLB_MMR_CONTROL :			\</span>
<span class="cp">			UV2H_GR0_TLB_MMR_CONTROL)</span>

<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>

<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_CON_SHFT	48</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_SHFT	52</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBPGSIZE_SHFT	54</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRREG_SHFT	56</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_SHFT	60</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_CON_MASK	0x0001000000000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_MASK	0x0010000000000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBPGSIZE_MASK	0x0040000000000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRREG_MASK	0x0100000000000000UL</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_MASK	0x1000000000000000UL</span>

<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_INJ_CON_SHFT	48</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_SHFT	52</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_INJ_CON_MASK	0x0001000000000000UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_MASK	0x0010000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_mmr_control_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr0_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_gr0_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_con</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbram</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbpgsize</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_55</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbrreg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_57_59</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlblruv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_gr0_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_op_done</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_33_47</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_con</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbram</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_63</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_GR0_TLB_MMR_READ_DATA_HI                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_READ_DATA_HI 0x4010a0UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_READ_DATA_HI 0xc010a0UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI (is_uv1_hub() ?			\</span>
<span class="cp">			UV1H_GR0_TLB_MMR_READ_DATA_HI :			\</span>
<span class="cp">			UV2H_GR0_TLB_MMR_READ_DATA_HI)</span>

<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_SHFT		43</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_MASK		0x0000080000000000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_mmr_read_data_hi_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr0_tlb_mmr_read_data_hi_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pfn</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gaa</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dirty</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">larger</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_45_63</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_GR0_TLB_MMR_READ_DATA_LO                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR0_TLB_MMR_READ_DATA_LO 0x4010a8UL</span>
<span class="cp">#define UV2H_GR0_TLB_MMR_READ_DATA_LO 0xc010a8UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO (is_uv1_hub() ?			\</span>
<span class="cp">			UV1H_GR0_TLB_MMR_READ_DATA_LO :			\</span>
<span class="cp">			UV2H_GR0_TLB_MMR_READ_DATA_LO)</span>

<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_VPN_SHFT		0</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_ASID_SHFT		39</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_VALID_SHFT		63</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_VPN_MASK		0x0000007fffffffffUL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL</span>
<span class="cp">#define UVH_GR0_TLB_MMR_READ_DATA_LO_VALID_MASK		0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_mmr_read_data_lo_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr0_tlb_mmr_read_data_lo_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vpn</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">asid</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR1_TLB_INT0_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG				0x61f00UL</span>

<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_VECTOR_SHFT		0</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_STATUS_SHFT		12</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_VECTOR_MASK		0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_STATUS_MASK		0x0000000000001000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_int0_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr1_tlb_int0_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR1_TLB_INT1_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG				0x61f40UL</span>

<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_VECTOR_SHFT		0</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_STATUS_SHFT		12</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_VECTOR_MASK		0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_STATUS_MASK		0x0000000000001000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_int1_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr1_tlb_int1_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR1_TLB_MMR_CONTROL                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL 0x801080UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL 0x1001080UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL (is_uv1_hub() ?				\</span>
<span class="cp">			UV1H_GR1_TLB_MMR_CONTROL :			\</span>
<span class="cp">			UV2H_GR1_TLB_MMR_CONTROL)</span>

<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>

<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_CON_SHFT	48</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_SHFT	52</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBPGSIZE_SHFT	54</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRREG_SHFT	56</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_SHFT	60</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_CON_MASK	0x0001000000000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_MASK	0x0010000000000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBPGSIZE_MASK	0x0040000000000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRREG_MASK	0x0100000000000000UL</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_MASK	0x1000000000000000UL</span>

<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_INJ_CON_SHFT	48</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_SHFT	52</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_INJ_CON_MASK	0x0001000000000000UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBRAM_MASK	0x0010000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_mmr_control_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr1_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_gr1_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_con</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbram</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbpgsize</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_55</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbrreg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_57_59</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlblruv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_gr1_tlb_mmr_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mem_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">auto_valid_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_hash_index_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_21_29</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_write</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_read</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_op_done</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_33_47</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_con</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmr_inj_tlbram</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_63</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_GR1_TLB_MMR_READ_DATA_HI                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_READ_DATA_HI 0x8010a0UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_READ_DATA_HI 0x10010a0UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI (is_uv1_hub() ?			\</span>
<span class="cp">			UV1H_GR1_TLB_MMR_READ_DATA_HI :			\</span>
<span class="cp">			UV2H_GR1_TLB_MMR_READ_DATA_HI)</span>

<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_SHFT		43</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_MASK		0x0000080000000000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_mmr_read_data_hi_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr1_tlb_mmr_read_data_hi_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pfn</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gaa</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dirty</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">larger</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_45_63</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_GR1_TLB_MMR_READ_DATA_LO                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_GR1_TLB_MMR_READ_DATA_LO 0x8010a8UL</span>
<span class="cp">#define UV2H_GR1_TLB_MMR_READ_DATA_LO 0x10010a8UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO (is_uv1_hub() ?			\</span>
<span class="cp">			UV1H_GR1_TLB_MMR_READ_DATA_LO :			\</span>
<span class="cp">			UV2H_GR1_TLB_MMR_READ_DATA_LO)</span>

<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_VPN_SHFT		0</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_ASID_SHFT		39</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_VALID_SHFT		63</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_VPN_MASK		0x0000007fffffffffUL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL</span>
<span class="cp">#define UVH_GR1_TLB_MMR_READ_DATA_LO_VALID_MASK		0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_mmr_read_data_lo_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_gr1_tlb_mmr_read_data_lo_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vpn</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">asid</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPB                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPB					0x22080UL</span>

<span class="cp">#define UVH_INT_CMPB_REAL_TIME_CMPB_SHFT		0</span>
<span class="cp">#define UVH_INT_CMPB_REAL_TIME_CMPB_MASK		0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpb_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_int_cmpb_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpb</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPC                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPC					0x22100UL</span>

<span class="cp">#define UVH_INT_CMPC_REAL_TIME_CMPC_SHFT		0</span>
<span class="cp">#define UVH_INT_CMPC_REAL_TIME_CMPC_MASK		0xffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpc_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_int_cmpc_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpc</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPD                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPD					0x22180UL</span>

<span class="cp">#define UVH_INT_CMPD_REAL_TIME_CMPD_SHFT		0</span>
<span class="cp">#define UVH_INT_CMPD_REAL_TIME_CMPD_MASK		0xffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpd_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_int_cmpd_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpd</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_IPI_INT                                 */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_IPI_INT					0x60500UL</span>
<span class="cp">#define UVH_IPI_INT_32					0x348</span>

<span class="cp">#define UVH_IPI_INT_VECTOR_SHFT				0</span>
<span class="cp">#define UVH_IPI_INT_DELIVERY_MODE_SHFT			8</span>
<span class="cp">#define UVH_IPI_INT_DESTMODE_SHFT			11</span>
<span class="cp">#define UVH_IPI_INT_APIC_ID_SHFT			16</span>
<span class="cp">#define UVH_IPI_INT_SEND_SHFT				63</span>
<span class="cp">#define UVH_IPI_INT_VECTOR_MASK				0x00000000000000ffUL</span>
<span class="cp">#define UVH_IPI_INT_DELIVERY_MODE_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_IPI_INT_DESTMODE_MASK			0x0000000000000800UL</span>
<span class="cp">#define UVH_IPI_INT_APIC_ID_MASK			0x0000ffffffff0000UL</span>
<span class="cp">#define UVH_IPI_INT_SEND_MASK				0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_ipi_int_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_ipi_int_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">delivery_mode</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_12_15</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_48_62</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">send</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* WP */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                   UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST                     */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST		0x320050UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_32		0x9c0</span>

<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_SHFT 4</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_SHFT 49</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_MASK 0x7ffe000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_intd_payload_queue_first_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_intd_payload_queue_first_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">address</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_43_48</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_63</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST                     */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST		0x320060UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_32		0x9c8</span>

<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_SHFT	4</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_MASK	0x000007fffffffff0UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_intd_payload_queue_last_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_intd_payload_queue_last_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">address</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_43_63</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL                     */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL		0x320070UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_32		0x9d0</span>

<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_SHFT	4</span>
<span class="cp">#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_MASK	0x000007fffffffff0UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_intd_payload_queue_tail_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_intd_payload_queue_tail_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">address</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_43_63</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                   UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE                    */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE		0x320080UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_32		0xa68</span>

<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_SHFT 0</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_SHFT 1</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_SHFT 2</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_SHFT 3</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_SHFT 4</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_SHFT 5</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_SHFT 6</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_SHFT 7</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_SHFT 8</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_SHFT 9</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_SHFT 10</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_SHFT 11</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_SHFT 12</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_SHFT 13</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_SHFT 14</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_SHFT 15</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_MASK 0x0000000000000001UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_MASK 0x0000000000000002UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_MASK 0x0000000000000004UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_MASK 0x0000000000000008UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_MASK 0x0000000000000010UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_MASK 0x0000000000000020UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_MASK 0x0000000000000040UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_MASK 0x0000000000000080UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_MASK 0x0000000000000100UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_MASK 0x0000000000000200UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_MASK 0x0000000000000400UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_MASK 0x0000000000004000UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_MASK 0x0000000000008000UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_intd_software_acknowledge_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_intd_software_acknowledge_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">pending_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">timeout_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW, W1C */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS                 */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS	0x0000000000320088UL</span>
<span class="cp">#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS_32	0xa70</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_LB_BAU_MISC_CONTROL                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL				0x320170UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_32			0xa10</span>

<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_REJECTION_DELAY_SHFT	0</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_APIC_MODE_SHFT		8</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_SHFT	9</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT 15</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT 16</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_SHFT 23</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_SHFT 24</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_SHFT 27</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_SHFT 28</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_REJECTION_DELAY_MASK	0x00000000000000ffUL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_APIC_MODE_MASK		0x0000000000000100UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_MASK	0x0000000000000200UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK 0x00000000000f0000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_MASK 0x0000000000800000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000007000000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_MASK 0x0000000008000000UL</span>
<span class="cp">#define UVH_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000010000000UL</span>

<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_SHFT	0</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_APIC_MODE_SHFT		8</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_SHFT	9</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT 15</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT 16</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_SHFT 23</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_SHFT 24</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_SHFT 27</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_SHFT 28</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FUN_SHFT		48</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_MASK	0x00000000000000ffUL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_APIC_MODE_MASK		0x0000000000000100UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_MASK	0x0000000000000200UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK 0x0000000000008000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK 0x00000000000f0000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_MASK 0x0000000000800000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000007000000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_MASK 0x0000000008000000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000010000000UL</span>
<span class="cp">#define UV1H_LB_BAU_MISC_CONTROL_FUN_MASK		0xffff000000000000UL</span>

<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_SHFT	0</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_APIC_MODE_SHFT		8</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_SHFT	9</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT 15</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT 16</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_SHFT 23</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_SHFT 24</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_SHFT 27</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_SHFT 28</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_AUTOMATIC_APIC_MODE_SELECTION_SHFT 29</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_APIC_MODE_STATUS_SHFT	30</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_INTERRUPTS_TO_SELF_SHFT 31</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_LOCK_BASED_SYSTEM_FLUSH_SHFT 32</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_EXTENDED_SB_STATUS_SHFT 33</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_INT_PRIO_UDT_TO_SELF_SHFT 34</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_USE_LEGACY_DESCRIPTOR_FORMATS_SHFT 35</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FUN_SHFT		48</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_MASK	0x00000000000000ffUL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_APIC_MODE_MASK		0x0000000000000100UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_MASK	0x0000000000000200UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK 0x0000000000008000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK 0x00000000000f0000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_MASK 0x0000000000800000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000007000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_MASK 0x0000000008000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000010000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_AUTOMATIC_APIC_MODE_SELECTION_MASK 0x0000000020000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_APIC_MODE_STATUS_MASK	0x0000000040000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_INTERRUPTS_TO_SELF_MASK 0x0000000080000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_LOCK_BASED_SYSTEM_FLUSH_MASK 0x0000000100000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_ENABLE_EXTENDED_SB_STATUS_MASK 0x0000000200000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_SUPPRESS_INT_PRIO_UDT_TO_SELF_MASK 0x0000000400000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_USE_LEGACY_DESCRIPTOR_FORMATS_MASK 0x0000000800000000UL</span>
<span class="cp">#define UV2H_LB_BAU_MISC_CONTROL_FUN_MASK		0xffff000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_misc_control_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_misc_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rejection_delay</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_broadcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_lock_nop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qpi_agent_presence_vector</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">descriptor_fetch_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_intd_soft_ack_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">intd_soft_ack_timeout_period</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_dual_mapping_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_decode_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_16_bit_decode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">suppress_dest_registration</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">programmed_initial_priority</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">use_incoming_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_programmed_initial_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_lb_bau_misc_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rejection_delay</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_broadcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_lock_nop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qpi_agent_presence_vector</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">descriptor_fetch_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_intd_soft_ack_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">intd_soft_ack_timeout_period</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_dual_mapping_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_decode_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_16_bit_decode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">suppress_dest_registration</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">programmed_initial_priority</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">use_incoming_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_programmed_initial_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_29_47</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">fun</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>				<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_lb_bau_misc_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rejection_delay</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_broadcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force_lock_nop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">qpi_agent_presence_vector</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">descriptor_fetch_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_intd_soft_ack_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">intd_soft_ack_timeout_period</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_dual_mapping_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_decode_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vga_io_port_16_bit_decode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">suppress_dest_registration</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">programmed_initial_priority</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">use_incoming_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_programmed_initial_priority</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_automatic_apic_mode_selection</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_mode_status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">suppress_interrupts_to_self</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_lock_based_system_flush</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable_extended_sb_status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">suppress_int_prio_udt_to_self</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">use_legacy_descriptor_formats</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_36_47</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">fun</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>				<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                     UVH_LB_BAU_SB_ACTIVATION_CONTROL                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL		0x320020UL</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_32		0x9a8</span>

<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INDEX_SHFT	0</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_PUSH_SHFT	62</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INIT_SHFT	63</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INDEX_MASK	0x000000000000003fUL</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_PUSH_MASK	0x4000000000000000UL</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INIT_MASK	0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_sb_activation_control_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_sb_activation_control_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">index</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_6_61</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">push</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* WP */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">init</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* WP */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_LB_BAU_SB_ACTIVATION_STATUS_0                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0		0x320030UL</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_32		0x9b0</span>

<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_STATUS_SHFT	0</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_STATUS_MASK	0xffffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_sb_activation_status_0_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_sb_activation_status_0_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_LB_BAU_SB_ACTIVATION_STATUS_1                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1		0x320040UL</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_32		0x9b8</span>

<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_STATUS_SHFT	0</span>
<span class="cp">#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_STATUS_MASK	0xffffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_sb_activation_status_1_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_sb_activation_status_1_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                      UVH_LB_BAU_SB_DESCRIPTOR_BASE                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE			0x320010UL</span>
<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_32		0x9a0</span>

<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_SHFT	12</span>
<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_NODE_ID_SHFT	49</span>
<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK	0x000007fffffff000UL</span>
<span class="cp">#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_NODE_ID_MASK	0x7ffe000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_lb_bau_sb_descriptor_base_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_lb_bau_sb_descriptor_base_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_11</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">page_address</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_43_48</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_63</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_NODE_ID                                 */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_NODE_ID					0x0UL</span>

<span class="cp">#define UVH_NODE_ID_FORCE1_SHFT				0</span>
<span class="cp">#define UVH_NODE_ID_MANUFACTURER_SHFT			1</span>
<span class="cp">#define UVH_NODE_ID_PART_NUMBER_SHFT			12</span>
<span class="cp">#define UVH_NODE_ID_REVISION_SHFT			28</span>
<span class="cp">#define UVH_NODE_ID_NODE_ID_SHFT			32</span>
<span class="cp">#define UVH_NODE_ID_FORCE1_MASK				0x0000000000000001UL</span>
<span class="cp">#define UVH_NODE_ID_MANUFACTURER_MASK			0x0000000000000ffeUL</span>
<span class="cp">#define UVH_NODE_ID_PART_NUMBER_MASK			0x000000000ffff000UL</span>
<span class="cp">#define UVH_NODE_ID_REVISION_MASK			0x00000000f0000000UL</span>
<span class="cp">#define UVH_NODE_ID_NODE_ID_MASK			0x00007fff00000000UL</span>

<span class="cp">#define UV1H_NODE_ID_FORCE1_SHFT			0</span>
<span class="cp">#define UV1H_NODE_ID_MANUFACTURER_SHFT			1</span>
<span class="cp">#define UV1H_NODE_ID_PART_NUMBER_SHFT			12</span>
<span class="cp">#define UV1H_NODE_ID_REVISION_SHFT			28</span>
<span class="cp">#define UV1H_NODE_ID_NODE_ID_SHFT			32</span>
<span class="cp">#define UV1H_NODE_ID_NODES_PER_BIT_SHFT			48</span>
<span class="cp">#define UV1H_NODE_ID_NI_PORT_SHFT			56</span>
<span class="cp">#define UV1H_NODE_ID_FORCE1_MASK			0x0000000000000001UL</span>
<span class="cp">#define UV1H_NODE_ID_MANUFACTURER_MASK			0x0000000000000ffeUL</span>
<span class="cp">#define UV1H_NODE_ID_PART_NUMBER_MASK			0x000000000ffff000UL</span>
<span class="cp">#define UV1H_NODE_ID_REVISION_MASK			0x00000000f0000000UL</span>
<span class="cp">#define UV1H_NODE_ID_NODE_ID_MASK			0x00007fff00000000UL</span>
<span class="cp">#define UV1H_NODE_ID_NODES_PER_BIT_MASK			0x007f000000000000UL</span>
<span class="cp">#define UV1H_NODE_ID_NI_PORT_MASK			0x0f00000000000000UL</span>

<span class="cp">#define UV2H_NODE_ID_FORCE1_SHFT			0</span>
<span class="cp">#define UV2H_NODE_ID_MANUFACTURER_SHFT			1</span>
<span class="cp">#define UV2H_NODE_ID_PART_NUMBER_SHFT			12</span>
<span class="cp">#define UV2H_NODE_ID_REVISION_SHFT			28</span>
<span class="cp">#define UV2H_NODE_ID_NODE_ID_SHFT			32</span>
<span class="cp">#define UV2H_NODE_ID_NODES_PER_BIT_SHFT			50</span>
<span class="cp">#define UV2H_NODE_ID_NI_PORT_SHFT			57</span>
<span class="cp">#define UV2H_NODE_ID_FORCE1_MASK			0x0000000000000001UL</span>
<span class="cp">#define UV2H_NODE_ID_MANUFACTURER_MASK			0x0000000000000ffeUL</span>
<span class="cp">#define UV2H_NODE_ID_PART_NUMBER_MASK			0x000000000ffff000UL</span>
<span class="cp">#define UV2H_NODE_ID_REVISION_MASK			0x00000000f0000000UL</span>
<span class="cp">#define UV2H_NODE_ID_NODE_ID_MASK			0x00007fff00000000UL</span>
<span class="cp">#define UV2H_NODE_ID_NODES_PER_BIT_MASK			0x01fc000000000000UL</span>
<span class="cp">#define UV2H_NODE_ID_NI_PORT_MASK			0x3e00000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_node_id_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_node_id_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">manufacturer</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>		<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">part_number</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">revision</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47_63</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_node_id_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">manufacturer</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>		<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">part_number</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">revision</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">nodes_per_bit</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_55</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni_port</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_60_63</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_node_id_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">manufacturer</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>		<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">part_number</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">revision</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47_49</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">nodes_per_bit</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>		<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni_port</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                          UVH_NODE_PRESENT_TABLE                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_NODE_PRESENT_TABLE				0x1400UL</span>
<span class="cp">#define UVH_NODE_PRESENT_TABLE_DEPTH			16</span>

<span class="cp">#define UVH_NODE_PRESENT_TABLE_NODES_SHFT		0</span>
<span class="cp">#define UVH_NODE_PRESENT_TABLE_NODES_MASK		0xffffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_node_present_table_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_node_present_table_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">nodes</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR	0x16000c8UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_overlay_config_0_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_overlay_config_0_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR	0x16000d8UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_overlay_config_1_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_overlay_config_1_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR	0x16000e8UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_overlay_config_2_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_overlay_config_2_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR	0x16000d0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_0_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_0_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR	0x16000e0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_1_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_1_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR	0x16000f0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_2_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_2_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                          UVH_RH_GAM_CONFIG_MMR                            */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_CONFIG_MMR				0x1600000UL</span>

<span class="cp">#define UVH_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0</span>
<span class="cp">#define UVH_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6</span>
<span class="cp">#define UVH_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL</span>
<span class="cp">#define UVH_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL</span>

<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0</span>
<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6</span>
<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_MMIOL_CFG_SHFT		12</span>
<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL</span>
<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL</span>
<span class="cp">#define UV1H_RH_GAM_CONFIG_MMR_MMIOL_CFG_MASK		0x0000000000001000UL</span>

<span class="cp">#define UV2H_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0</span>
<span class="cp">#define UV2H_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6</span>
<span class="cp">#define UV2H_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL</span>
<span class="cp">#define UV2H_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_config_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_skt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_skt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_rh_gam_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_skt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_skt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mmiol_cfg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_rh_gam_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_skt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_skt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR		0x1600010UL</span>

<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	28</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff0000000UL</span>

<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	28</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_GR4_SHFT	48</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT	52</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff0000000UL</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_GR4_MASK	0x0001000000000000UL</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL</span>
<span class="cp">#define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>

<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	28</span>
<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT	52</span>
<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff0000000UL</span>
<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL</span>
<span class="cp">#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_gru_overlay_config_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_gru_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_27</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_62</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_rh_gam_gru_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_27</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_47</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_gru</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_62</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_rh_gam_gru_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_27</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_51</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_gru</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_62</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                   UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR                     */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR		0x1600030UL</span>

<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT	30</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_SHFT	46</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_SHFT	52</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003fffc0000000UL</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_MASK	0x000fc00000000000UL</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_MASK	0x00f0000000000000UL</span>
<span class="cp">#define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT	27</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_SHFT	46</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_SHFT	52</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff8000000UL</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_MASK	0x000fc00000000000UL</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_MASK	0x00f0000000000000UL</span>
<span class="cp">#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_mmioh_overlay_config_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_rh_gam_mmioh_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_29</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_io</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_io</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_62</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_rh_gam_mmioh_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_26</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_io</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_io</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_62</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR		0x1600028UL</span>

<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT	26</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL</span>

<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT	26</span>
<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_DUAL_HUB_SHFT 46</span>
<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL</span>
<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_DUAL_HUB_MASK 0x0000400000000000UL</span>
<span class="cp">#define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>

<span class="cp">#define UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT	26</span>
<span class="cp">#define UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="cp">#define UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL</span>
<span class="cp">#define UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_mmr_overlay_config_mmr_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rh_gam_mmr_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_25</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_62</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_rh_gam_mmr_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_25</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dual_hub</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47_62</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_rh_gam_mmr_overlay_config_mmr_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_25</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_62</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                                 UVH_RTC                                   */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC						0x340000UL</span>

<span class="cp">#define UVH_RTC_REAL_TIME_CLOCK_SHFT			0</span>
<span class="cp">#define UVH_RTC_REAL_TIME_CLOCK_MASK			0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_rtc_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rtc_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_clock</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>		<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_RTC1_INT_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG				0x615c0UL</span>

<span class="cp">#define UVH_RTC1_INT_CONFIG_VECTOR_SHFT			0</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DM_SHFT			8</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DESTMODE_SHFT		11</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_STATUS_SHFT			12</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_P_SHFT			13</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_T_SHFT			15</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_M_SHFT			16</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_APIC_ID_SHFT		32</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_VECTOR_MASK			0x00000000000000ffUL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DM_MASK			0x0000000000000700UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DESTMODE_MASK		0x0000000000000800UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_STATUS_MASK			0x0000000000001000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_P_MASK			0x0000000000002000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_T_MASK			0x0000000000008000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_M_MASK			0x0000000000010000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_APIC_ID_MASK		0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_rtc1_int_config_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_rtc1_int_config_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RO */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_SCRATCH5                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_SCRATCH5					0x2d0200UL</span>
<span class="cp">#define UVH_SCRATCH5_32					0x778</span>

<span class="cp">#define UVH_SCRATCH5_SCRATCH5_SHFT			0</span>
<span class="cp">#define UVH_SCRATCH5_SCRATCH5_MASK			0xffffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_scratch5_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uvh_scratch5_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">scratch5</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>			<span class="cm">/* RW, W1CS */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UV2H_EVENT_OCCURRED2                            */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2				0x70100UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_32				0xb68</span>

<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_0_SHFT			0</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_1_SHFT			1</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_2_SHFT			2</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_3_SHFT			3</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_4_SHFT			4</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_5_SHFT			5</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_6_SHFT			6</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_7_SHFT			7</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_8_SHFT			8</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_9_SHFT			9</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_10_SHFT		10</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_11_SHFT		11</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_12_SHFT		12</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_13_SHFT		13</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_14_SHFT		14</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_15_SHFT		15</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_16_SHFT		16</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_17_SHFT		17</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_18_SHFT		18</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_19_SHFT		19</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_20_SHFT		20</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_21_SHFT		21</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_22_SHFT		22</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_23_SHFT		23</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_24_SHFT		24</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_25_SHFT		25</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_26_SHFT		26</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_27_SHFT		27</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_28_SHFT		28</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_29_SHFT		29</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_30_SHFT		30</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_31_SHFT		31</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_0_MASK			0x0000000000000001UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_1_MASK			0x0000000000000002UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_2_MASK			0x0000000000000004UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_3_MASK			0x0000000000000008UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_4_MASK			0x0000000000000010UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_5_MASK			0x0000000000000020UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_6_MASK			0x0000000000000040UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_7_MASK			0x0000000000000080UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_8_MASK			0x0000000000000100UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_9_MASK			0x0000000000000200UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_10_MASK		0x0000000000000400UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_11_MASK		0x0000000000000800UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_12_MASK		0x0000000000001000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_13_MASK		0x0000000000002000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_14_MASK		0x0000000000004000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_15_MASK		0x0000000000008000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_16_MASK		0x0000000000010000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_17_MASK		0x0000000000020000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_18_MASK		0x0000000000040000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_19_MASK		0x0000000000080000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_20_MASK		0x0000000000100000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_21_MASK		0x0000000000200000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_22_MASK		0x0000000000400000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_23_MASK		0x0000000000800000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_24_MASK		0x0000000001000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_25_MASK		0x0000000002000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_26_MASK		0x0000000004000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_27_MASK		0x0000000008000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_28_MASK		0x0000000010000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_29_MASK		0x0000000020000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_30_MASK		0x0000000040000000UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_RTC_31_MASK		0x0000000080000000UL</span>

<span class="k">union</span> <span class="n">uv2h_event_occurred2_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_event_occurred2_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_8</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_10</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_12</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_13</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_16</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_17</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_18</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_19</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_21</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_22</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_24</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_25</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_26</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_28</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_29</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_30</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc_31</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                        UV2H_EVENT_OCCURRED2_ALIAS                         */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_ALIAS			0x70108UL</span>
<span class="cp">#define UV2H_EVENT_OCCURRED2_ALIAS_32			0xb70</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UV2H_LB_BAU_SB_ACTIVATION_STATUS_2                     */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2		0x320130UL</span>
<span class="cp">#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_32		0x9f0</span>

<span class="cp">#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_SHFT 0</span>
<span class="cp">#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_MASK 0xffffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uv2h_lb_bau_sb_activation_status_2_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv2h_lb_bau_sb_activation_status_2_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">aux_error</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>			<span class="cm">/* RW */</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                   UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK                    */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK		0x320130UL</span>
<span class="cp">#define UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK_32		0x9f0</span>

<span class="cp">#define UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK_BIT_ENABLES_SHFT 0</span>
<span class="cp">#define UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK_BIT_ENABLES_MASK 0x00000000ffffffffUL</span>

<span class="k">union</span> <span class="n">uv1h_lb_target_physical_apic_id_mask_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uv1h_lb_target_physical_apic_id_mask_s</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">bit_enables</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>			<span class="cm">/* RW */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#endif </span><span class="cm">/* _ASM_X86_UV_UV_MMRS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
