Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 14 02:22:49 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk_100kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 204 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.561        0.000                      0                    9        0.119        0.000                      0                    9        3.000        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.561        0.000                      0                    9        0.437        0.000                      0                    9       13.360        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.589        0.000                      0                    9        0.437        0.000                      0                    9       13.360        0.000                       0                    11  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.561        0.000                      0                    9        0.119        0.000                      0                    9  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.561        0.000                      0                    9        0.119        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.561ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.329ns (42.060%)  route 1.831ns (57.940%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.245 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.245    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                196.561    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.263ns (40.824%)  route 1.831ns (59.176%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.179 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.179    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.046   198.790    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.790    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.719ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.195ns (39.494%)  route 1.831ns (60.506%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.111 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                196.719    

Slack (MET) :             196.778ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.136ns (38.290%)  route 1.831ns (61.710%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.052 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                196.778    

Slack (MET) :             196.872ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.990%)  route 2.113ns (75.010%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  counter2_reg[1]/Q
                         net (fo=5, routed)           1.237     0.778    counter2_reg[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.124     0.902 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.877     1.778    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.902 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000     1.902    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.579   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029   198.775    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                196.872    

Slack (MET) :             196.927ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.987ns (35.027%)  route 1.831ns (64.973%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.903 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                196.927    

Slack (MET) :             197.252ns  (required time - arrival time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.827ns (33.177%)  route 1.666ns (66.823%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[2]/Q
                         net (fo=5, routed)           1.666     1.207    counter2_reg[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.331 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000     1.331    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.578 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.578    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                197.252    

Slack (MET) :             197.416ns  (required time - arrival time)
  Source:                 clk_2dot5MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.399%)  route 1.701ns (72.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  clk_2dot5MHz_reg/Q
                         net (fo=2, routed)           1.701     1.396    M_CLK_OBUF
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.520 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     1.520    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.077   198.936    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                        198.936    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                197.416    

Slack (MET) :             198.009ns  (required time - arrival time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.797ns (44.498%)  route 0.994ns (55.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.478    -0.345 f  counter_reg/Q
                         net (fo=2, routed)           0.994     0.649    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.319     0.968 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.968    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.118   198.977    counter_reg
  -------------------------------------------------------------------
                         required time                        198.977    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                198.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.256ns (45.961%)  route 0.301ns (54.039%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.042 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.292ns (49.241%)  route 0.301ns (50.759%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.006 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.249ns (41.562%)  route 0.350ns (58.438%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=7, routed)           0.350    -0.108    counter2_reg[5]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.063    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.000 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.000    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.666%)  route 0.353ns (58.334%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.353    -0.105    counter2_reg[4]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.060 r  counter2[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.060    counter2[0]_i_4_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.006 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.822%)  route 0.364ns (61.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.393    counter2_reg[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.298    -0.050    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.005 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000    -0.005    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.496    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.256ns (40.022%)  route 0.384ns (59.978%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.244ns (35.721%)  route 0.439ns (64.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 f  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.096     0.121 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.121    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.131    -0.431    counter_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.246ns (35.908%)  route 0.439ns (64.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.123 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     0.123    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.120    -0.442    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.314ns (45.008%)  route 0.384ns (54.992%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.097 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.097    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.100    -0.483    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X53Y96     clk_100kHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X88Y100    clk_2dot5MHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     counter2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     counter2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    counter_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.589ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.329ns (42.060%)  route 1.831ns (57.940%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.245 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.245    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                196.589    

Slack (MET) :             196.639ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.263ns (40.824%)  route 1.831ns (59.176%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.179 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.179    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.046   198.818    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.818    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                196.639    

Slack (MET) :             196.747ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.195ns (39.494%)  route 1.831ns (60.506%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.111 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.858    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                        198.858    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                196.747    

Slack (MET) :             196.806ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.136ns (38.290%)  route 1.831ns (61.710%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.052 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.858    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                        198.858    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                196.806    

Slack (MET) :             196.900ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.990%)  route 2.113ns (75.010%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  counter2_reg[1]/Q
                         net (fo=5, routed)           1.237     0.778    counter2_reg[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.124     0.902 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.877     1.778    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.902 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000     1.902    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.579   199.063    
                         clock uncertainty           -0.289   198.774    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029   198.803    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                        198.803    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                196.900    

Slack (MET) :             196.955ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.987ns (35.027%)  route 1.831ns (64.973%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.903 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.858    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                        198.858    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                196.955    

Slack (MET) :             197.280ns  (required time - arrival time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.827ns (33.177%)  route 1.666ns (66.823%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[2]/Q
                         net (fo=5, routed)           1.666     1.207    counter2_reg[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.331 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000     1.331    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.578 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.578    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.858    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                        198.858    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                197.280    

Slack (MET) :             197.444ns  (required time - arrival time)
  Source:                 clk_2dot5MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.399%)  route 1.701ns (72.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  clk_2dot5MHz_reg/Q
                         net (fo=2, routed)           1.701     1.396    M_CLK_OBUF
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.520 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     1.520    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.289   198.887    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.077   198.964    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                        198.965    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                197.444    

Slack (MET) :             198.038ns  (required time - arrival time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.797ns (44.498%)  route 0.994ns (55.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.478    -0.345 f  counter_reg/Q
                         net (fo=2, routed)           0.994     0.649    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.319     0.968 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.968    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.289   198.887    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.118   199.005    counter_reg
  -------------------------------------------------------------------
                         required time                        199.006    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                198.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.256ns (45.961%)  route 0.301ns (54.039%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.042 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.292ns (49.241%)  route 0.301ns (50.759%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.006 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.249ns (41.562%)  route 0.350ns (58.438%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=7, routed)           0.350    -0.108    counter2_reg[5]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.063    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.000 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.000    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.666%)  route 0.353ns (58.334%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.353    -0.105    counter2_reg[4]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.060 r  counter2[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.060    counter2[0]_i_4_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.006 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.822%)  route 0.364ns (61.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.393    counter2_reg[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.298    -0.050    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.005 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000    -0.005    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.496    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.256ns (40.022%)  route 0.384ns (59.978%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.244ns (35.721%)  route 0.439ns (64.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 f  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.096     0.121 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.121    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.131    -0.431    counter_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.246ns (35.908%)  route 0.439ns (64.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.123 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     0.123    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.120    -0.442    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.314ns (45.008%)  route 0.384ns (54.992%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.097 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.097    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.100    -0.483    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X53Y96     clk_100kHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X88Y100    clk_2dot5MHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     counter2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     counter2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X52Y97     counter2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     counter2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    counter_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100kHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y96     counter2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.561ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.329ns (42.060%)  route 1.831ns (57.940%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.245 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.245    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                196.561    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.263ns (40.824%)  route 1.831ns (59.176%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.179 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.179    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.046   198.790    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.790    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.719ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.195ns (39.494%)  route 1.831ns (60.506%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.111 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                196.719    

Slack (MET) :             196.778ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.136ns (38.290%)  route 1.831ns (61.710%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.052 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                196.778    

Slack (MET) :             196.872ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.990%)  route 2.113ns (75.010%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  counter2_reg[1]/Q
                         net (fo=5, routed)           1.237     0.778    counter2_reg[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.124     0.902 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.877     1.778    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.902 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000     1.902    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.579   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029   198.775    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                196.872    

Slack (MET) :             196.927ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.987ns (35.027%)  route 1.831ns (64.973%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.903 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                196.927    

Slack (MET) :             197.252ns  (required time - arrival time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.827ns (33.177%)  route 1.666ns (66.823%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[2]/Q
                         net (fo=5, routed)           1.666     1.207    counter2_reg[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.331 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000     1.331    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.578 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.578    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                197.252    

Slack (MET) :             197.416ns  (required time - arrival time)
  Source:                 clk_2dot5MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.399%)  route 1.701ns (72.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  clk_2dot5MHz_reg/Q
                         net (fo=2, routed)           1.701     1.396    M_CLK_OBUF
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.520 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     1.520    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.077   198.936    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                        198.936    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                197.416    

Slack (MET) :             198.009ns  (required time - arrival time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.797ns (44.498%)  route 0.994ns (55.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.478    -0.345 f  counter_reg/Q
                         net (fo=2, routed)           0.994     0.649    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.319     0.968 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.968    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.118   198.977    counter_reg
  -------------------------------------------------------------------
                         required time                        198.977    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                198.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.256ns (45.961%)  route 0.301ns (54.039%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.042 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.292ns (49.241%)  route 0.301ns (50.759%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.006 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.249ns (41.562%)  route 0.350ns (58.438%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=7, routed)           0.350    -0.108    counter2_reg[5]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.063    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.000 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.000    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.666%)  route 0.353ns (58.334%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.353    -0.105    counter2_reg[4]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.060 r  counter2[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.060    counter2[0]_i_4_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.006 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.822%)  route 0.364ns (61.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.393    counter2_reg[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.298    -0.050    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.005 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000    -0.005    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.179    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.256ns (40.022%)  route 0.384ns (59.978%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.244ns (35.721%)  route 0.439ns (64.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 f  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.096     0.121 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.121    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.131    -0.113    counter_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.246ns (35.908%)  route 0.439ns (64.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.123 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     0.123    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.120    -0.124    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.314ns (45.008%)  route 0.384ns (54.992%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.097 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.097    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.100    -0.166    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.561ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.329ns (42.060%)  route 1.831ns (57.940%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.245 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.245    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                196.561    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.263ns (40.824%)  route 1.831ns (59.176%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.022 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.179 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.179    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.046   198.790    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.790    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.719ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.195ns (39.494%)  route 1.831ns (60.506%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.111 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                196.719    

Slack (MET) :             196.778ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.136ns (38.290%)  route 1.831ns (61.710%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.052 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                196.778    

Slack (MET) :             196.872ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.990%)  route 2.113ns (75.010%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  counter2_reg[1]/Q
                         net (fo=5, routed)           1.237     0.778    counter2_reg[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.124     0.902 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.877     1.778    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.902 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000     1.902    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.579   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029   198.775    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                196.872    

Slack (MET) :             196.927ns  (required time - arrival time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.987ns (35.027%)  route 1.831ns (64.973%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[3]/Q
                         net (fo=7, routed)           1.427     0.968    counter2_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.092 r  counter2[0]_i_2/O
                         net (fo=1, routed)           0.404     1.496    counter2[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.903 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                196.927    

Slack (MET) :             197.252ns  (required time - arrival time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.827ns (33.177%)  route 1.666ns (66.823%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.625    -0.915    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  counter2_reg[2]/Q
                         net (fo=5, routed)           1.666     1.207    counter2_reg[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.331 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000     1.331    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.578 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.578    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.504   198.484    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.601   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   198.830    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                197.252    

Slack (MET) :             197.416ns  (required time - arrival time)
  Source:                 clk_2dot5MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.399%)  route 1.701ns (72.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  clk_2dot5MHz_reg/Q
                         net (fo=2, routed)           1.701     1.396    M_CLK_OBUF
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.520 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     1.520    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.077   198.936    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                        198.936    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                197.416    

Slack (MET) :             198.009ns  (required time - arrival time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.797ns (44.498%)  route 0.994ns (55.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.717    -0.823    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.478    -0.345 f  counter_reg/Q
                         net (fo=2, routed)           0.994     0.649    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.319     0.968 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.968    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           1.597   198.576    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.601   199.177    
                         clock uncertainty           -0.318   198.859    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.118   198.977    counter_reg
  -------------------------------------------------------------------
                         required time                        198.977    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                198.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.256ns (45.961%)  route 0.301ns (54.039%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.042 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.292ns (49.241%)  route 0.301ns (50.759%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.301    -0.157    counter2_reg[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.112    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.006 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.249ns (41.562%)  route 0.350ns (58.438%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=7, routed)           0.350    -0.108    counter2_reg[5]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.063    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.000 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.000    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.666%)  route 0.353ns (58.334%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=7, routed)           0.353    -0.105    counter2_reg[4]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.060 r  counter2[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.060    counter2[0]_i_4_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.006 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    counter2_reg[0]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_100kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.822%)  route 0.364ns (61.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.393    counter2_reg[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  clk_100kHz_i_2/O
                         net (fo=1, routed)           0.298    -0.050    load
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.005 r  clk_100kHz_i_1/O
                         net (fo=1, routed)           0.000    -0.005    clk_100kHz_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.834    -0.839    clk_5MHz
    SLICE_X53Y96         FDCE                                         r  clk_100kHz_reg/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.179    clk_100kHz_reg
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.256ns (40.022%)  route 0.384ns (59.978%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.039 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.039    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.244ns (35.721%)  route 0.439ns (64.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 f  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.096     0.121 r  counter_i_1/O
                         net (fo=1, routed)           0.000     0.121    counter_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.131    -0.113    counter_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_2dot5MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.246ns (35.908%)  route 0.439ns (64.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.602    -0.562    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.414 r  counter_reg/Q
                         net (fo=2, routed)           0.439     0.025    counter
    SLICE_X88Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.123 r  clk_2dot5MHz_i_1/O
                         net (fo=1, routed)           0.000     0.123    clk_2dot5MHz_i_1_n_0
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.873    -0.799    clk_5MHz
    SLICE_X88Y100        FDCE                                         r  clk_2dot5MHz_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.120    -0.124    clk_2dot5MHz_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.314ns (45.008%)  route 0.384ns (54.992%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=5, routed)           0.384    -0.076    counter2_reg[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.031    counter2[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.097 r  counter2_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.097    counter2_reg[4]_i_1_n_2
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=9, routed)           0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.100    -0.166    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.263    





