<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/cc26x2_cc13x2/include/cc26x2_cc13x2_aux.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cc26x2__cc13x2__aux_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">cc26x2_cc13x2_aux.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc26x2__cc13x2.html">TI CC26x2, CC13x2</a> &raquo; <a class="el" href="group__cpu__cc26x2__cc13x2__definitions.html">TI CC26x2, CC13x2 definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CC26x2, CC13x2 AUX register definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC26x2, CC13x2 AUX register definitions. </p>

<p class="definition">Definition in file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cc26x2_cc13x2_aux.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x2__cc13x2__aux_8h__incl.svg" width="287" height="202"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x2__cc13x2__aux_8h__dep__incl.svg" width="210" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="cc26x2__cc13x2__aux_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO registers.  <a href="structaux__aiodio__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC registers.  <a href="structaux__tdc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL registers.  <a href="structaux__evctl__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF registers.  <a href="structaux__sysif__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 registers.  <a href="structaux__timer01__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 registers.  <a href="structaux__timer2__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH registers.  <a href="structaux__smph__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF registers.  <a href="structaux__anaif__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX registers.  <a href="structadi__4__aux__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX registers using masked 8-bit access.  <a href="structadi__4__aux__regs__m8__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memItemLeft" align="right" valign="top"><a id="a4f5d48ac3e1d6f44c88c851e8bacb0a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a4f5d48ac3e1d6f44c88c851e8bacb0a8">AUX_AIODIO0</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>))</td></tr>
<tr class="memdesc:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 register bank. <br /></td></tr>
<tr class="separator:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2584b2901d65eac7e1cdbe766125ce"><td class="memItemLeft" align="right" valign="top"><a id="a0e2584b2901d65eac7e1cdbe766125ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a0e2584b2901d65eac7e1cdbe766125ce">AUX_AIODIO1</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>))</td></tr>
<tr class="memdesc:a0e2584b2901d65eac7e1cdbe766125ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 register bank. <br /></td></tr>
<tr class="separator:a0e2584b2901d65eac7e1cdbe766125ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15e82662bdeaba102fe75987043f86"><td class="memItemLeft" align="right" valign="top"><a id="aed15e82662bdeaba102fe75987043f86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#aed15e82662bdeaba102fe75987043f86">AUX_AIODIO2</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>))</td></tr>
<tr class="memdesc:aed15e82662bdeaba102fe75987043f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 register bank. <br /></td></tr>
<tr class="separator:aed15e82662bdeaba102fe75987043f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d48c54775f097d46b9cd538c72994"><td class="memItemLeft" align="right" valign="top"><a id="af46d48c54775f097d46b9cd538c72994"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#af46d48c54775f097d46b9cd538c72994">AUX_AIODIO3</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>))</td></tr>
<tr class="memdesc:af46d48c54775f097d46b9cd538c72994"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 register bank. <br /></td></tr>
<tr class="separator:af46d48c54775f097d46b9cd538c72994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef70433101b7398fae594437035b522"><td class="memItemLeft" align="right" valign="top"><a id="adef70433101b7398fae594437035b522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#adef70433101b7398fae594437035b522">AUX_TDC</a>&#160;&#160;&#160;((<a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>))</td></tr>
<tr class="memdesc:adef70433101b7398fae594437035b522"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC register bank. <br /></td></tr>
<tr class="separator:adef70433101b7398fae594437035b522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memItemLeft" align="right" valign="top"><a id="a73ebf0fe31ebfcca037758b16e59fd8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a73ebf0fe31ebfcca037758b16e59fd8b">AUX_EVCTL</a>&#160;&#160;&#160;((<a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>))</td></tr>
<tr class="memdesc:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL register bank. <br /></td></tr>
<tr class="separator:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815a938f1487589f1e2cbb462c2bde9a"><td class="memItemLeft" align="right" valign="top"><a id="a815a938f1487589f1e2cbb462c2bde9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a815a938f1487589f1e2cbb462c2bde9a">AUX_SYSIF</a>&#160;&#160;&#160;((<a class="el" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>))</td></tr>
<tr class="memdesc:a815a938f1487589f1e2cbb462c2bde9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF register bank. <br /></td></tr>
<tr class="separator:a815a938f1487589f1e2cbb462c2bde9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d274507b96e3b153949d1807c8f5b5"><td class="memItemLeft" align="right" valign="top"><a id="a09d274507b96e3b153949d1807c8f5b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a09d274507b96e3b153949d1807c8f5b5">AUX_TIMER01</a>&#160;&#160;&#160;((<a class="el" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>))</td></tr>
<tr class="memdesc:a09d274507b96e3b153949d1807c8f5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 register bank. <br /></td></tr>
<tr class="separator:a09d274507b96e3b153949d1807c8f5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce146303612f3b73aab52d2e8c8db2e"><td class="memItemLeft" align="right" valign="top"><a id="a4ce146303612f3b73aab52d2e8c8db2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a4ce146303612f3b73aab52d2e8c8db2e">AUX_TIMER2</a>&#160;&#160;&#160;((<a class="el" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>))</td></tr>
<tr class="memdesc:a4ce146303612f3b73aab52d2e8c8db2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 register bank. <br /></td></tr>
<tr class="separator:a4ce146303612f3b73aab52d2e8c8db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fe80dd9d6246362d13145a86fc8f40"><td class="memItemLeft" align="right" valign="top"><a id="aa3fe80dd9d6246362d13145a86fc8f40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td></tr>
<tr class="memdesc:aa3fe80dd9d6246362d13145a86fc8f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH register bank. <br /></td></tr>
<tr class="separator:aa3fe80dd9d6246362d13145a86fc8f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memItemLeft" align="right" valign="top"><a id="a00f8aff5e945e9f58a0a04b55dffe95f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a00f8aff5e945e9f58a0a04b55dffe95f">AUX_ANAIF</a>&#160;&#160;&#160;((<a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>))</td></tr>
<tr class="memdesc:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF register bank. <br /></td></tr>
<tr class="separator:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecefe8194fa7efaede622296eda72136"><td class="memItemLeft" align="right" valign="top"><a id="aecefe8194fa7efaede622296eda72136"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#aecefe8194fa7efaede622296eda72136">ADI_4_AUX</a>&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>))</td></tr>
<tr class="memdesc:aecefe8194fa7efaede622296eda72136"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register bank. <br /></td></tr>
<tr class="separator:aecefe8194fa7efaede622296eda72136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eeac4f50d3229f59e3c2da2825ea6b"><td class="memItemLeft" align="right" valign="top"><a id="a08eeac4f50d3229f59e3c2da2825ea6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a08eeac4f50d3229f59e3c2da2825ea6b">ADI_4_AUX_M8</a>&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>))</td></tr>
<tr class="memdesc:a08eeac4f50d3229f59e3c2da2825ea6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register bank. <br /></td></tr>
<tr class="separator:a08eeac4f50d3229f59e3c2da2825ea6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407cc60ff8974052fc468f571de79d30"><td class="memItemLeft" align="right" valign="top"><a id="a407cc60ff8974052fc468f571de79d30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a407cc60ff8974052fc468f571de79d30">ADDI_SEM</a>&#160;&#160;&#160;<a class="el" href="cc26x2__cc13x2__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>-&gt;SMPH0</td></tr>
<tr class="memdesc:a407cc60ff8974052fc468f571de79d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Semamphore used for ADDI. <br /></td></tr>
<tr class="separator:a407cc60ff8974052fc468f571de79d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address. <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address. <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14aef8411258fce913917663286baf1c"><td class="memItemLeft" align="right" valign="top"><a id="a14aef8411258fce913917663286baf1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a14aef8411258fce913917663286baf1c">AUX_SYSIF_OPMODEREQ_REQ_PDLP</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:a14aef8411258fce913917663286baf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF register values. <br /></td></tr>
<tr class="separator:a14aef8411258fce913917663286baf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958f53756f7b98def256978181f0d898"><td class="memItemLeft" align="right" valign="top"><a id="a958f53756f7b98def256978181f0d898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_SYSIF_OPMODEREQ_REQ_PDA</b>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a958f53756f7b98def256978181f0d898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736dcb534e1c601de9254e51d8f675e0"><td class="memItemLeft" align="right" valign="top"><a id="a736dcb534e1c601de9254e51d8f675e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_SYSIF_OPMODEREQ_REQ_LP</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a736dcb534e1c601de9254e51d8f675e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffef774a807a62ab7e83dd2f54dc9f0"><td class="memItemLeft" align="right" valign="top"><a id="afffef774a807a62ab7e83dd2f54dc9f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_SYSIF_OPMODEREQ_REQ_A</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:afffef774a807a62ab7e83dd2f54dc9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address. <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196b14872ad0c081abd9c18535b367b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a196b14872ad0c081abd9c18535b367b9">aux_sysif_opmode_change</a> (uint32_t target_opmode)</td></tr>
<tr class="memdesc:a196b14872ad0c081abd9c18535b367b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF functions.  <a href="cc26x2__cc13x2__aux_8h.html#a196b14872ad0c081abd9c18535b367b9">More...</a><br /></td></tr>
<tr class="separator:a196b14872ad0c081abd9c18535b367b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address. <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address. <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db8549b740533a39a6c115a392a44a0"><td class="memItemLeft" align="right" valign="top"><a id="a6db8549b740533a39a6c115a392a44a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26x2__cc13x2__aux_8h.html#a6db8549b740533a39a6c115a392a44a0">ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr class="memdesc:a6db8549b740533a39a6c115a392a44a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register values. <br /></td></tr>
<tr class="separator:a6db8549b740533a39a6c115a392a44a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c7411514efb79965a6eafd877576fb"><td class="memItemLeft" align="right" valign="top"><a id="ac0c7411514efb79965a6eafd877576fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ac0c7411514efb79965a6eafd877576fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8bab058351980932d89b2313840194"><td class="memItemLeft" align="right" valign="top"><a id="abb8bab058351980932d89b2313840194"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m</b>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="separator:abb8bab058351980932d89b2313840194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e77535238cee98b8393e6f5e5cdbf50"><td class="memItemLeft" align="right" valign="top"><a id="a6e77535238cee98b8393e6f5e5cdbf50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6e77535238cee98b8393e6f5e5cdbf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access. <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a196b14872ad0c081abd9c18535b367b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196b14872ad0c081abd9c18535b367b9">&#9670;&nbsp;</a></span>aux_sysif_opmode_change()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void aux_sysif_opmode_change </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>target_opmode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SYSIF functions. </p>
<p>Changes the AUX operational mode</p>
<dl class="section note"><dt>Note</dt><dd>Only this function should be used to change the operational mode, because it needs to be done in order.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">target_opmode</td><td>The opmode we want to change to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:54 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
