Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 02 Dec 2018 19:28:01 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 1F7CF580460;
	Sat,  1 Dec 2018 19:44:02 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 01 Dec 2018 19:44:01 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AT9qg5BGFCORzZi01YyVcE51GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ75o8uzbnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJSiJPHI28?=
 =?us-ascii?q?YYsMAeQPM+lXoIvyqEcBoxulHQmhBvjiyiNKi3LswaE2z+osHAPA0Qc9H9wOqn?=
 =?us-ascii?q?PUrNDtOakMS++1yqjIzDXZYPhL1zny8pPIeQ0mrPGQQL1/a9HRxFIzGAPCk1qf?=
 =?us-ascii?q?t5bqPy6P1uQKqWiU9fBsVeW1i24osgx8pCWkyMQ0ioTRmI4Z1lTJ+T9kzIs7O9?=
 =?us-ascii?q?G0UlN3bN24HJdKtiyXNZN6T8wmTm1ytis3xKcKtYO7cSUJ0pgqwxHSZvqaeIaS?=
 =?us-ascii?q?+B3jTvyeITJgiXJlZr2/gxGy/FC+yu3zSMa0ykxGrilbndnWsHACyRjT5tKASv?=
 =?us-ascii?q?tn8UetwTeP1wbN5eFYOU04i7bXJpo7zrItmJcfr17PEjL1lUnqlqObd0cp9vCt?=
 =?us-ascii?q?6+v9Y7XmopGcN5VzigH7Kqkuns2/AeIlMgkBRmSb+vqz1Kfl/ULnRLVGl/o2k6?=
 =?us-ascii?q?ffsJ/EP8QWvbC5AwBL3YY58Rq/DCmp0M4enXYZKFJJYhWHj5LmO13WOvD3Ee+/?=
 =?us-ascii?q?g0iwkDds3/3GOrzhApbTIXTZn7bhYK1w60pdyAo10NBe6IhYCrAHIPLvREDxsM?=
 =?us-ascii?q?bUAQM+Mwyx2+znEsly1psCWWKTBa+UKKPSvkWJ5uIzOeaMY5UZuDbgK/c/4f7u?=
 =?us-ascii?q?gmQ0mVscfamvwJsWZ2q0HvVgI0WFf3Xshs0NHnsNvgo7VObqkkGNUSZPZ3auWK?=
 =?us-ascii?q?Ix/jM7CIW4AovZRYCth7qB3CG8HpBNYmBGC1aMEWrndomeWvcMbj6SLdFlkjAe?=
 =?us-ascii?q?SbehTIoh3wm0tADm07pnMvbU+ioAuJ35z9h15+rTlRIo+TxuFcud0XqAT2V1nm?=
 =?us-ascii?q?MOWj8307pzoU17ylefz6d4h+ZUGsBU5/NMSg06L4LTz/RmC9DuXQLMZtSJR0yg?=
 =?us-ascii?q?Qtm8BTExT8g+w9kBY0tmH9WijxbD3zelArMPlryLAoA0/bzY33TrO8l9zHPG3r?=
 =?us-ascii?q?E7j1Y6WstPKXGmhqln+gfOHYHJjVuWm7yqdasG2i7N73mMzWyJsEFcUw5wVKHF?=
 =?us-ascii?q?UGsbZkvXq9T5+0zDQ6WvCbQhLgtO18qCJrFWZd3uiFVMXO3jN8jGY2Kth2ewAg?=
 =?us-ascii?q?6Fya6WY4r0ZWoRxiXdB1ICkwAI43mGMxMzBiOgo2LYETxvGkjjY0Lq8elitny7?=
 =?us-ascii?q?SlU4wB2Nb01kz7C14AIaheSAS/MP2bIJoDshqzRxHFa6w9LWC9qBqxB9fKlGZt?=
 =?us-ascii?q?M9+lNH1WPftwxyJZGgK6FihlgDcwV4pU/u1hN3Cplensgutn8l0A1yKaeA2lNb?=
 =?us-ascii?q?azyYxYzwOqHQKmTq5h+vb7DZ217A39eW4KsA8+k4pEj5swGvFUoi9Gtn3sJR03?=
 =?us-ascii?q?ud4JXKEQUTXYjwUkYx6xh1ubXabjMh6IPT0H1mKbO0vSPa29I1GOslzQ6tftdC?=
 =?us-ascii?q?MK+eCAD+CcwbB8i0J+wslFikdRYEPOFU9K4pMMKqbfqG2Ki3POl+mDKql3hI4I?=
 =?us-ascii?q?d40kiU7SpzVvbI34oZw/GfxgaHTTb8g0u7vcDthI9EYiseHmyhxij+BY5df7F9?=
 =?us-ascii?q?cpwPCWizPcK33NJ+h5j2Vn5c9V6jAU4G2cCzdRqTaVz9wRNf1UANrXO7niu4yi?=
 =?us-ascii?q?R+kys1oaqHwCzO3+PieQIHO25KXmVjjU3gIZOpj9AcR0WoawkplB245Uf13aRb?=
 =?us-ascii?q?paJ/L3XNTkdMZST5M2ZiUq6ovLqYf8FP8I8osTlQUOmkY1CVUKT9oxgZ0yPkBW?=
 =?us-ascii?q?de3yo0dzKpupX4mRx1lmSdIW13rHrYf8Fw2Bje6MbdRf5XwjoJWi14hSPLCVi7?=
 =?us-ascii?q?Otmj5c+UmIvbsuCiS2KhUYVecCnxwoOHrie752xqARukkvC3m93nFxU60CDh29?=
 =?us-ascii?q?lrUyXIsAjzYo3x26umNuJne1FiBEXg5MpiBoF+jowwiYkT2XcAh5WZ53oHkXrp?=
 =?us-ascii?q?PtVd1qLzd34NRT8Nw97I7wnpwkxjLnSVx43nUnWR2NduZ96/YmkOwCIy89hKCL?=
 =?us-ascii?q?uI7LxDhSZ1p1u4rQHLbvRnkDYS1+Au6GIEjOETowUi0D+dAr8JEElcPCzskQmI?=
 =?us-ascii?q?7t+koKVWYmavbaa/1E5kkd+9C7GCpxlWWGzldZc6AS9w8sJ/PUrQ0H3074HoYt?=
 =?us-ascii?q?jRYsgVth2JiBfAlOlVJYk1lvoLgypnJG38sWcky+49kRxhw5W6sJKbJGVq+aKz?=
 =?us-ascii?q?GgRYOSHtZ8MP5jHtir5Tkd2M0ICoGpVhBy8HXJ/1Tf+zFDIStPLnNxuBETEmq3?=
 =?us-ascii?q?ebH6bfEhGb6Et8s33PFJWrPWmNJHYF1dViWAWdJEtHjQAWRjo6m4A2FhuwyMz9?=
 =?us-ascii?q?akt55S0R5l3lqhtK0O1oLALyUmPepAeudzc1R4KTLBtQ7gFe+UjVNdaS4f50Hy?=
 =?us-ascii?q?Fd5pehthCCKnSHZwRUCmEEQkyFB1f+Prm3+NnP6e6YCvClL/vJZ7WOpvdTV/OJ?=
 =?us-ascii?q?xZKpz4tn8CyANsSJPnl+EfI73lBPUmx+G8Tcgz8PUTAYlzrRb86Hoxex4i13od?=
 =?us-ascii?q?6+8PToWwLv5JGDC7hIMdVo9BC5n72DN/OLhCtiLTZY15UMxWLHybQF3V4SjT1u?=
 =?us-ascii?q?eCepEbgaqSHNS6fQkLdNDxEHcyNzKNdI76Uk0wZXJM7Ukcn12aB4j/IvD1dFVE?=
 =?us-ascii?q?fsmsWoZcwMPmG8O0nLBEeNNLSaOzLLx9v7br+7Sb1VlO9UrQG/uS6HE0//OTSO?=
 =?us-ascii?q?jyXpVxGqMe1WkC6XJgBRuIGjfRZrEmXjSNPmahumMN54lzE2wLs0hm/UOm4YKz?=
 =?us-ascii?q?Rzb0RNrriI5yNCnvp/A3BB7mZiLeScmyeW9e/YKpMXsfttGit1luJa7248y7ta?=
 =?us-ascii?q?9yxEQP11mC3Prt9huV2mk++PyiZ5XxpKsDpEmIWLvUAxcZneo6NHUz7k8QgX7G?=
 =?us-ascii?q?OfQ0AQoNFlIt7ioaZdzp7Ijq2lbH9n+s7I/coVHID3Ic+HNHEiPFK9HT3dJAAF?=
 =?us-ascii?q?VzmuNHzawUtHn6fB2GeSq80Go57tiZNGZrZAHAgpGvoBIk9iENELPY1wRDpilq?=
 =?us-ascii?q?SU2p1brUGipQXcEZ0J9qvMUeifVLC2cG6U?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AeAABvVANch0O0hNFjHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUQcBAQsBggBsfyeDeYgYjAiBYAglFJc0gXMUGBMBh3YiNAkNAQMBAQEBAQE?=
 =?us-ascii?q?CARMBAQEKCwkIKSMMgjYkAYJiAQIDAQIgFQgBATcBBQkBAQoYAgImAgIDKSsGA?=
 =?us-ascii?q?QoCBgIBAQGDHIIBAQWicnCBL4J2AQEFgkOEUwiBC4l1gRwXgUA/gREnDIJfiAW?=
 =?us-ascii?q?CV4kuhgJGNY9RRgmRNh6JWxCHO4kEiQGGaIFGgg0zGggoCIMnghs1iEyFRzgyg?=
 =?us-ascii?q?QUBAY0aAQE?=
X-IPAS-Result: =?us-ascii?q?A0AeAABvVANch0O0hNFjHAEBAQQBAQcEAQGBUQcBAQsBggB?=
 =?us-ascii?q?sfyeDeYgYjAiBYAglFJc0gXMUGBMBh3YiNAkNAQMBAQEBAQECARMBAQEKCwkIK?=
 =?us-ascii?q?SMMgjYkAYJiAQIDAQIgFQgBATcBBQkBAQoYAgImAgIDKSsGAQoCBgIBAQGDHII?=
 =?us-ascii?q?BAQWicnCBL4J2AQEFgkOEUwiBC4l1gRwXgUA/gREnDIJfiAWCV4kuhgJGNY9RR?=
 =?us-ascii?q?gmRNh6JWxCHO4kEiQGGaIFGgg0zGggoCIMnghs1iEyFRzgygQUBAY0aAQE?=
X-IronPort-AV: E=Sophos;i="5.56,305,1539673200"; 
   d="scan'208";a="54553367"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 01 Dec 2018 19:43:59 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1725550AbeLBDnz (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Sat, 1 Dec 2018 22:43:55 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:60834 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725294AbeLBDny (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 1 Dec 2018 22:43:54 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 72BA460B1E; Sun,  2 Dec 2018 03:43:52 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1543722232;
        bh=OoHyfsuLAWgIe1sUg39Sveh9ihrnAhjJVzQiGxb/tG0=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=R/5AhqRcdjzj//eHXOyhzp1Hp5cHYKf51Zu38dh3GbXNn+dntKmY9LWv8jTsj4Ot3
         RrOW8ycjDdW0hMpv744XYcxcBGP3qHHdbWiwNGihn+loF7eKW9XJKbLei6M44xKMaV
         Bvy3sA/bZqsnMDiA8uZdNsk7afkyq9dotaWSxM9w=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from [192.168.225.247] (unknown [49.33.158.94])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id E26E160481;
        Sun,  2 Dec 2018 03:43:45 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1543722231;
        bh=OoHyfsuLAWgIe1sUg39Sveh9ihrnAhjJVzQiGxb/tG0=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=IX0t9ZxeFuprFxT7vOFx1QyhdQE+9CFH6dQeK+mhGi0quKRyLCQXXQLois4550mgI
         RaBpyw2G68rSgMOvXvH+Yl4lkCYJatdURdlwnW7GhPzj1ELuups2bVkpG+FbTo0m8D
         jA51ob8nhsexKZ+7ax/wdz3Z1KfnGs23k8dILM8c=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org E26E160481
Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org
Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=tdas@codeaurora.org
Subject: Re: [PATCH v10 1/2] dt-bindings: cpufreq: Introduce QCOM CPUFREQ
 Firmware bindings
To: Rob Herring <robh@kernel.org>, Matthias Kaehlcke <mka@chromium.org>
Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
        Stephen Boyd <sboyd@kernel.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        devicetree@vger.kernel.org, skannan@codeaurora.org,
        linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org,
        evgreen@google.com
References: <1542796967-5949-1-git-send-email-tdas@codeaurora.org>
 <1542796967-5949-2-git-send-email-tdas@codeaurora.org>
 <20181121180236.GS22824@google.com> <20181126185808.GA32621@bogus>
From: Taniya Das <tdas@codeaurora.org>
Message-ID: <bb1f83af-13db-cd62-6868-2d34beefdace@codeaurora.org>
Date: Sun, 2 Dec 2018 09:13:43 +0530
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101
 Thunderbird/60.3.2
MIME-Version: 1.0
In-Reply-To: <20181126185808.GA32621@bogus>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hello Rob,

On 11/27/2018 12:28 AM, Rob Herring wrote:
> On Wed, Nov 21, 2018 at 10:02:36AM -0800, Matthias Kaehlcke wrote:
>> On Wed, Nov 21, 2018 at 04:12:46PM +0530, Taniya Das wrote:
>>> Add QCOM cpufreq firmware device bindings for Qualcomm Technology Inc's
>>> SoCs. This is required for managing the cpu frequency transitions which are
>>> controlled by the hardware engine.
>>>
>>> Signed-off-by: Taniya Das <tdas@codeaurora.org>
>>> ---
>>>   .../bindings/cpufreq/cpufreq-qcom-hw.txt           | 172 +++++++++++++++++++++
>>>   1 file changed, 172 insertions(+)
>>>   create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
>>>
>>> diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
>>> new file mode 100644
>>> index 0000000..90e396b
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
>>> @@ -0,0 +1,172 @@
>>> +Qualcomm Technologies, Inc. CPUFREQ Bindings
>>> +
>>> +CPUFREQ HW is a hardware engine used by some Qualcomm Technologies, Inc. (QTI)
>>> +SoCs to manage frequency in hardware. It is capable of controlling frequency
>>> +for multiple clusters.
>>> +
>>> +Properties:
>>> +- compatible
>>> +	Usage:		required
>>> +	Value type:	<string>
>>> +	Definition:	must be "qcom,cpufreq-hw".
>>> +
>>> +- clocks
>>> +	Usage:		required
>>> +	Value type:	<phandle> From common clock binding.
>>> +	Definition:	clock handle for XO clock and GPLL0 clock.
>>> +
>>> +- clock-names
>>> +	Usage:		required
>>> +	Value type:	<string> From common clock binding.
>>> +	Definition:	must be "xo", "cpu_clk".
>>> +
>>> +- reg
>>> +	Usage:		required
>>> +	Value type:	<prop-encoded-array>
>>> +	Definition:	Addresses and sizes for the memory of the HW bases in
>>> +			each frequency domain.
>>> +- reg-names
>>> +	Usage:		Optional
>>> +	Value type:	<string>
>>> +	Definition:	Frequency domain name i.e.
>>> +			"freq-domain0", "freq-domain1".
>>> +
>>> +- freq-domain-cells:
>>> +	Usage:		required.
>>> +	Definition:	Number of cells in a freqency domain specifier.
>>> +
>>> +* Property qcom,freq-domain
>>> +Devices supporting freq-domain must set their "qcom,freq-domain" property with
>>> +phandle to a cpufreq_hw followed by the Domain ID(0/1) in the CPU DT node.
>>> +
>>> +
>>> +Example:
>>> +
>>> +Example 1: Dual-cluster, Quad-core per cluster. CPUs within a cluster switch
>>> +DCVS state together.
>>> +
>>> +/ {
>>> +	cpus {
>>> +		#address-cells = <2>;
>>> +		#size-cells = <0>;
>>> +
>>> +		CPU0: cpu@0 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x0>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_0>;
>>> +			qcom,freq-domain = <&cpufreq_hw 0>;
>>> +			L2_0: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +				L3_0: l3-cache {
>>> +				      compatible = "cache";
>>> +				};
>>> +			};
>>> +		};
>>> +
>>> +		CPU1: cpu@100 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x100>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_100>;
>>> +			qcom,freq-domain = <&cpufreq_hw 0>;
>>> +			L2_100: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU2: cpu@200 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x200>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_200>;
>>> +			qcom,freq-domain = <&cpufreq_hw 0>;
>>> +			L2_200: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU3: cpu@300 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x300>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_300>;
>>> +			qcom,freq-domain = <&cpufreq_hw 0>;
>>> +			L2_300: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU4: cpu@400 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x400>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_400>;
>>> +			qcom,freq-domain = <&cpufreq_hw 1>;
>>> +			L2_400: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU5: cpu@500 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x500>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_500>;
>>> +			qcom,freq-domain = <&cpufreq_hw 1>;
>>> +			L2_500: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU6: cpu@600 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x600>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_600>;
>>> +			qcom,freq-domain = <&cpufreq_hw 1>;
>>> +			L2_600: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +
>>> +		CPU7: cpu@700 {
>>> +			device_type = "cpu";
>>> +			compatible = "qcom,kryo385";
>>> +			reg = <0x0 0x700>;
>>> +			enable-method = "psci";
>>> +			next-level-cache = <&L2_700>;
>>> +			qcom,freq-domain = <&cpufreq_hw 1>;
>>> +			L2_700: l2-cache {
>>> +				compatible = "cache";
>>> +				next-level-cache = <&L3_0>;
>>> +			};
>>> +		};
>>> +	};
>>> +
>>> + soc {
>>> +	cpufreq_hw: cpufreq@17d43000 {
>>> +		compatible = "qcom,cpufreq-hw";
>>> +		reg = <0x17d43000 0x1400>, <0x17d45800 0x1400>;
>>> +		reg-names = "freq-domain0", "freq-domain1";
>>> +
>>> +		clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
>>> +		clock-names = "xo", "gcc_cpuss_gpll0_clk_src";
>>
>> I don't have/find the document with the clock configuration of this
>> IP block, but the 'clock-names' sound more like aliases for the actual
>> clocks specified in the 'clocks' property (especially
>> 'gcc_cpuss_gpll0_clk_src') than input signals from the IP POV, which
>> I'd expect to have more generic names.
> 
> Also, this doesn't match the documented value above.
> 
> Rob
> 

Thanks, updated it in the latest patch.

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.

--
