5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd while1.vcd -o while1.cdd -v while1.v
3 0 $root $root NA 0 0
3 0 main main while1.v 1 27
2 1 6 c000f 1 0 20004 0 0 1 4 100
2 2 6 80008 0 1 400 0 0 a
2 3 6 8000f 1 37 1006 1 2
2 4 7 20002 1 0 20008 0 0 32 64 5a11 f00 f00 f00 f00 f00 f00 f00
2 5 7 20002 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 6 7 10002 2 2c 2000a 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 10 f000f 2 1 1c 0 0 b
2 8 10 b000b 0 1 400 0 0 a
2 9 10 b000f 2 37 2e 7 8
2 10 11 c000c 1 0 20008 0 0 32 64 5a11 f00 f00 f00 f00 f00 f00 f00
2 11 11 c000c 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 12 11 b000c 4 2c 2600a 10 11 32 2 aa aa aa aa aa aa aa aa
2 13 8 140017 1 0 20004 0 0 1 4 100
2 14 8 f000f 3 1 c 0 0 a
2 15 8 f0017 3 11 2014c 13 14 1 2 1102
2 16 8 80019 3 42 e 15 0
1 a 0 3 830004 1 1 102
1 b 0 3 30007 1 1 1102
4 12 16 0
4 9 12 12
4 16 9 0
4 6 16 0
4 3 6 6
