#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 18 17:55:27 2018
# Process ID: 16261
# Current directory: /home/tao/DCE/lab2/lab2_3_2/lab2_3_2.runs/synth_1
# Command line: vivado -log lab2_3_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_3_2.tcl
# Log file: /home/tao/DCE/lab2/lab2_3_2/lab2_3_2.runs/synth_1/lab2_3_2.vds
# Journal file: /home/tao/DCE/lab2/lab2_3_2/lab2_3_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_3_2.tcl -notrace
Command: synth_design -top lab2_3_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16266 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1218.094 ; gain = 61.812 ; free physical = 1612 ; free virtual = 3467
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_3_2' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'rca_dataflow' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_3_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'fulladder_dataflow' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fulladder_dataflow' (1#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rca_dataflow' (2#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_3_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:4]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (3#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_circuitA_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (4#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_circuitA_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (5#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (6#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (7#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_3_2' (8#1) [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:4]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.719 ; gain = 106.438 ; free physical = 1622 ; free virtual = 3477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.719 ; gain = 106.438 ; free physical = 1622 ; free virtual = 3478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.719 ; gain = 106.438 ; free physical = 1622 ; free virtual = 3478
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_3_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_3_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1573.508 ; gain = 0.000 ; free physical = 1272 ; free virtual = 3128
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1430 ; free virtual = 3286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1430 ; free virtual = 3286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1432 ; free virtual = 3288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1423 ; free virtual = 3279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder_dataflow 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab2_3_2 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1411 ; free virtual = 3268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1287 ; free virtual = 3144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1287 ; free virtual = 3144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT5 |     2|
|4     |LUT6 |     8|
|5     |IBUF |     9|
|6     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.508 ; gain = 417.227 ; free physical = 1286 ; free virtual = 3143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1573.508 ; gain = 106.438 ; free physical = 1337 ; free virtual = 3195
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1573.516 ; gain = 417.227 ; free physical = 1337 ; free virtual = 3195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.516 ; gain = 417.422 ; free physical = 1329 ; free virtual = 3186
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab2/lab2_3_2/lab2_3_2.runs/synth_1/lab2_3_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_3_2_utilization_synth.rpt -pb lab2_3_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1597.520 ; gain = 0.000 ; free physical = 1327 ; free virtual = 3185
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 17:56:07 2018...
