<!DOCTYPE html>



  


<html class="theme-next pisces use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">












<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />






















<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=6.0.1" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=6.0.1">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=6.0.1">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=6.0.1">


  <link rel="mask-icon" href="/images/logo.svg?v=6.0.1" color="#222">





  <meta name="keywords" content="Hexo, NexT" />










<meta name="description" content="主要做学习笔记，也记录一些想法">
<meta property="og:type" content="website">
<meta property="og:title" content="分类">
<meta property="og:url" content="http://tao.github.io/categories/index.html">
<meta property="og:site_name" content="涛的世界线">
<meta property="og:description" content="主要做学习笔记，也记录一些想法">
<meta property="og:locale" content="zh-Hans">
<meta property="og:updated_time" content="2018-01-18T08:59:33.003Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="分类">
<meta name="twitter:description" content="主要做学习笔记，也记录一些想法">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Pisces',
    version: '6.0.1',
    sidebar: {"position":"left","display":"post","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: false,
    fastclick: false,
    lazyload: false,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://tao.github.io/categories/"/>





  <title>涛的世界线</title>
  








  <noscript>
  <style type="text/css">
    .use-motion .motion-element,
    .use-motion .brand,
    .use-motion .menu-item,
    .sidebar-inner,
    .use-motion .post-block,
    .use-motion .pagination,
    .use-motion .comments,
    .use-motion .post-header,
    .use-motion .post-body,
    .use-motion .collection-title { opacity: initial; }

    .use-motion .logo,
    .use-motion .site-title,
    .use-motion .site-subtitle {
      opacity: initial;
      top: initial;
    }

    .use-motion {
      .logo-line-before i { left: initial; }
      .logo-line-after i { right: initial; }
    }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-left 
  page-home">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"> <div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">涛的世界线</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">World line</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            <i class="menu-item-icon fa fa-fw fa-home"></i> <br />首页</a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />标签</a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            <i class="menu-item-icon fa fa-fw fa-th"></i> <br />分类</a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />归档</a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    


    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            
  <section id="posts" class="posts-expand">
    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/23/AXI-LITE总线协议/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/23/AXI-LITE总线协议/" itemprop="url">AXI-LITE总线协议</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-23T10:24:47+08:00">2018-01-23</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h2 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h2><p>AXI（Advanced eXtensible Interface）本是由ARM公司提出的一种总线协议，Xilinx从6系列的FPGA开始对AXI总线提供支持，此时AXI已经发展到了AXI4这个版本，所以当你用到Xilinx的软件的时候看到的都是“AIX4”的IP，如Vivado打包一个AXI IP的时候，看到的都是Create a new AXI4 peripheral。<br>AXI总线有三种类型：</p>
<ul>
<li><p><strong>AXI4</strong>：主要面向高性能地址映射通信的需求，是面向地址映射的接口，允许最大256轮的数据突发传输；</p>
</li>
<li><p><strong>AXI4-Stream</strong>：面向高速流数据传输；去掉了地址项，允许无限制的数据突发传输规模，之前DMA到FIFO间数据传输就是用的AXI-Stream。</p>
</li>
<li><p><strong>AXI4-Lite</strong>：是一个轻量级的地址映射单次传输接口，占用很少的逻辑单元。主要用于命令的控制。今天主要分析这个。</p>
</li>
</ul>
<h2 id="详解"><a href="#详解" class="headerlink" title="详解"></a>详解</h2><h3 id="信号组成"><a href="#信号组成" class="headerlink" title="信号组成"></a>信号组成</h3><ol>
<li>读地址通道：ARVALID, ARADDR, ARREADY信号；</li>
<li>读数据通道：RVALID, RDATA, RREADY, RRESP信号；</li>
<li>写地址通道：AWVALID，AWADDR, AWREADY信号；</li>
<li>写数据通道：WVALID, WDATA，WSTRB, WREADY信号；</li>
<li>写应答通道：BVALID, BRESP, BREADY信号；</li>
<li>系统通道：ACLK，ARESETN信号。</li>
</ol>
<blockquote>
<p>读地址信号都是以AR开头（A：address；R：read）<br>写地址信号都是以AW开头（A：address；W：write）<br>读数据信号都是以R开头（R：read）<br>写数据信号都是以W开头（W：write）<br>应答型号都是以B开头（B：back）<br>AXI4-Stream总线的信号都是以 T 开头的</p>
</blockquote>
<h3 id="AXI-接口"><a href="#AXI-接口" class="headerlink" title="AXI 接口"></a>AXI 接口</h3><ul>
<li><strong>AXI-GP</strong>接口：是通用的AXI接口，包括两个32位主设备接口和两个32位从设备接口，用过改接口可以访问PS中的片内外设。</li>
<li><strong>AXI-HP</strong>接口：是高性能/带宽的标准的接口，PL模块作为主设备连接（从下图中箭头可以看出）。主要用于PL访问PS上的存储器（DDR和On-Chip RAM）</li>
<li><strong>AXI-ACP</strong>接口：是ARM多核架构下定义的一种接口，中文翻译为加速器一致性端口，用来管理DMA之类的不带缓存的AXI外设，PS端是Slave接口。</li>
</ul>
<h3 id="AXI-握手过程"><a href="#AXI-握手过程" class="headerlink" title="AXI 握手过程"></a>AXI 握手过程</h3><p>采用的是READY，VALID握手通信机制。Slave产生READY信号来指明已经准备好接受数据或控制信息。Master产生VALID信号表示发送数据有效。这样就会有下面三种情况：（都是在后一信号为高后的下一个上升沿开始传输）</p>
<ol>
<li>VALID先变高READY后变高</li>
<li>READY先变高VALID后变高</li>
<li>VALID和READY信号同时变高</li>
</ol>
<blockquote>
<p>AXI的五个通道，每个通道都有握手机制</p>
</blockquote>
<h3 id="读写时序图"><a href="#读写时序图" class="headerlink" title="读写时序图"></a>读写时序图</h3><p><img src="AXI-LITE总线协议/AXI_read.png" alt="image"><br><img src="AXI-LITE总线协议/AXI_write.png" alt="image"></p>
<h3 id="AXI-代码"><a href="#AXI-代码" class="headerlink" title="AXI 代码"></a>AXI 代码</h3><p>这里是通过VIVADO生成AXI_LITE的IP产生的参考代码来分析的，这里只创建了一个S_AXI_LITE接口，为以后写自己控制的模块做准备。先看顶层模块的接口定义。</p>
<h4 id="接口信号"><a href="#接口信号" class="headerlink" title="接口信号"></a>接口信号</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_aclk,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_aresetn,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [C_S_AXI_ADDR_WIDTH-<span class="number">1</span> : <span class="number">0</span>] s_axi_awaddr,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span> : <span class="number">0</span>] s_axi_awprot,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_awvalid,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span>  s_axi_awready,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [C_S_AXI_DATA_WIDTH-<span class="number">1</span> : <span class="number">0</span>] s_axi_wdata,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [(C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span> : <span class="number">0</span>] s_axi_wstrb,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_wvalid,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span>  s_axi_wready,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">1</span> : <span class="number">0</span>] s_axi_bresp,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span>  s_axi_bvalid,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_bready,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [C_S_AXI_ADDR_WIDTH-<span class="number">1</span> : <span class="number">0</span>] s_axi_araddr,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span> : <span class="number">0</span>] s_axi_arprot,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_arvalid,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span>  s_axi_arready,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span> [C_S_AXI_DATA_WIDTH-<span class="number">1</span> : <span class="number">0</span>] s_axi_rdata,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">1</span> : <span class="number">0</span>] s_axi_rresp,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span>  s_axi_rvalid,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span>  s_axi_rready</span><br></pre></td></tr></table></figure>
<p>下面详细介绍每个信号</p>
<ol>
<li><strong>读通道</strong></li>
</ol>
<ul>
<li>ARVALID<br>  读地址有效。此信号表明Master的地址和控制信息有效</li>
<li>RVALID<br>  读数据有效。此信号表明Master的数据有效</li>
<li>ARADDR<br>  读地址</li>
<li>RDATA<br>  读数据</li>
<li>ARREADY<br>  读地址准备好了。该信号指示Slave准备好接受一个地址和相关联的控制信号</li>
<li>RREADY<br>  读数据准备好了。该信号指示Slave准备好接收数据</li>
<li>ARPROT<br>  保护类型。这个信号表示该事务的特权和安全级别，并确定是否该事务是一个数据存取或指令的访问</li>
<li>RRESP<br>  读取响应。这个信号表明读事务处理的状态。</li>
</ul>
<ol>
<li><strong>写通道</strong></li>
</ol>
<ul>
<li>AWVALID<br>  写地址有效。这个信号表示Master的写地址和控制信息有效。</li>
<li>WVALID<br>  写有效。这个信号表示Master的写数据和选通信号有效。</li>
<li>AWADDR<br>  写地址</li>
<li>WDATA<br>  写数据</li>
<li>AWREADY<br>  写地址准备好了。该信号指示Slave准备好接受一个地址和相关联的控制信号</li>
<li>WREADY<br>  写准备好了。该信号指示Slave可以接受写数据。</li>
<li>WSTRB<br>  写选通。这个信号表明该字节通道持有效数据。每一bit对应WDATA一个字节</li>
<li>AWPROT<br>  写通道保护类型。这个信号表示该事务的特权和安全级别，并确定是否该事务是一个数据存取或指令的访问</li>
</ul>
<ol>
<li><strong>应答通道</strong></li>
</ol>
<ul>
<li>BVALID<br>  写响应有效。此信号表明写命令的有效写入响应。</li>
<li>BREADY<br>  响应准备。该信号指示Master可以接受一个响应信号</li>
<li>BRESP<br>  写响应。这个信号表示写事务处理的状态。</li>
</ul>
<h4 id="axi-awready"><a href="#axi-awready" class="headerlink" title="axi_awready"></a>axi_awready</h4><p><code>assign S_AXI_AWREADY    = axi_awready;</code>  直接输出的地址写就绪<br>需要S_AXI_AWVALID和S_AXI_WVALID都为高，既写地址有效，写数据有效时，拉高写地址就绪。aw_en表示写地址使能，表示地址已经好了，是后面的条件。<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          axi_awready &lt;= <span class="number">1'b0</span>;</span><br><span class="line">          aw_en &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span>    </span><br><span class="line">          <span class="keyword">if</span> (~axi_awready &amp;&amp; S_AXI_AWVALID &amp;&amp; S_AXI_WVALID &amp;&amp; aw_en)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              <span class="comment">// slave is ready to accept write address when </span></span><br><span class="line">              <span class="comment">// there is a valid write address and write data</span></span><br><span class="line">              <span class="comment">// on the write address and data bus. This design </span></span><br><span class="line">              <span class="comment">// expects no outstanding transactions. </span></span><br><span class="line">              axi_awready &lt;= <span class="number">1'b1</span>;</span><br><span class="line">              aw_en &lt;= <span class="number">1'b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (S_AXI_BREADY &amp;&amp; axi_bvalid)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                  aw_en &lt;= <span class="number">1'b1</span>;</span><br><span class="line">                  axi_awready &lt;= <span class="number">1'b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span>           </span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              axi_awready &lt;= <span class="number">1'b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<h4 id="axi-awaddr"><a href="#axi-awaddr" class="headerlink" title="axi_awaddr"></a>axi_awaddr</h4><p>用来锁存住地址，需要：S_AXI_AWVALID、S_AXI_WVALID、aw_en都为高。<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          axi_awaddr &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span>    </span><br><span class="line">          <span class="keyword">if</span> (~axi_awready &amp;&amp; S_AXI_AWVALID &amp;&amp; S_AXI_WVALID &amp;&amp; aw_en)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              <span class="comment">// Write Address latching </span></span><br><span class="line">              axi_awaddr &lt;= S_AXI_AWADDR;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<h4 id="axi-wready"><a href="#axi-wready" class="headerlink" title="axi_wready"></a>axi_wready</h4><p><code>assign S_AXI_WREADY    = axi_wready;</code>输出的写数据准备接收就绪<br>需要：S_AXI_AWVALID、S_AXI_WVALID、aw_en都为高<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          axi_wready &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span>    </span><br><span class="line">          <span class="keyword">if</span> (~axi_wready &amp;&amp; S_AXI_WVALID &amp;&amp; S_AXI_AWVALID &amp;&amp; aw_en )</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              <span class="comment">// slave is ready to accept write data when </span></span><br><span class="line">              <span class="comment">// there is a valid write address and write data</span></span><br><span class="line">              <span class="comment">// on the write address and data bus. This design </span></span><br><span class="line">              <span class="comment">// expects no outstanding transactions. </span></span><br><span class="line">              axi_wready &lt;= <span class="number">1'b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              axi_wready &lt;= <span class="number">1'b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<h4 id="PS写入到PL寄存器"><a href="#PS写入到PL寄存器" class="headerlink" title="PS写入到PL寄存器"></a>PS写入到PL寄存器</h4><p>这部分实现内存映射寄存器的选择和写逻辑的生成。<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> slv_reg_wren = axi_wready &amp;&amp; S_AXI_WVALID &amp;&amp; axi_awready &amp;&amp; S_AXI_AWVALID;</span><br></pre></td></tr></table></figure></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          slv_reg0 &lt;= <span class="number">0</span>;</span><br><span class="line">          slv_reg1 &lt;= <span class="number">0</span>;</span><br><span class="line">          slv_reg2 &lt;= <span class="number">0</span>;</span><br><span class="line">          slv_reg3 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (slv_reg_wren)</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )</span><br><span class="line">              <span class="number">2'h0</span>:</span><br><span class="line">                <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">                  <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">                    <span class="comment">// Slave register 0</span></span><br><span class="line">                    slv_reg0[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">                  <span class="keyword">end</span>  </span><br><span class="line">              <span class="number">2'h1</span>:</span><br><span class="line">                <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">                  <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">                    <span class="comment">// Slave register 1</span></span><br><span class="line">                    slv_reg1[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">                  <span class="keyword">end</span>  </span><br><span class="line">              <span class="number">2'h2</span>:</span><br><span class="line">                <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">                  <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">                    <span class="comment">// Slave register 2</span></span><br><span class="line">                    slv_reg2[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">                  <span class="keyword">end</span>  </span><br><span class="line">              <span class="number">2'h3</span>:</span><br><span class="line">                <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">                  <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">                    <span class="comment">// Slave register 3</span></span><br><span class="line">                    slv_reg3[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">                  <span class="keyword">end</span>  </span><br><span class="line">              <span class="keyword">default</span> : <span class="keyword">begin</span></span><br><span class="line">                          slv_reg0 &lt;= slv_reg0;</span><br><span class="line">                          slv_reg1 &lt;= slv_reg1;</span><br><span class="line">                          slv_reg2 &lt;= slv_reg2;</span><br><span class="line">                          slv_reg3 &lt;= slv_reg3;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>这段程序的作用是，当PS那边向AXI4-Lite总线写数据时，PL这边负责将数据接收到寄存器slv_reg。而slv_reg寄存器有0~3共4个。至于赋值给哪一个由axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB]决定，根据宏定义其实就是由axi_awaddr[3:2]（写地址中不仅包含地址，而且包含了控制位，这里的[3:2]就是控制位）决定赋值给哪个slv_reg。</p>
<p>PS调用写函数时，如果不做地址偏移的话，axi_awaddr[3:2]的值默认是为0的，举个例子，如果我们自定义的IP的地址被映射为0x43C00000，那么我们mmio(0x43C00000,Value)写的就是slv_reg0的值。如果地址偏移4位，如<br>mmio(0x43C00000 + 4,Value) 写的就是slv_reg1的值，依次类推。</p>
<p>下面只提取slv_reg0来说明，其他是类似的：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">    <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) </span><br><span class="line">      <span class="keyword">begin</span></span><br><span class="line">        slv_reg0[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">      <span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<p>其中，C_S_AXI_DATA_WIDTH的宏定义的值为32，也就是数据位宽，S_AXI_WSTRB就是写选通信号，S_AXI_WDATA就是写数据信号。<br>当byte_index = 0的时候，就读取低8位，<code>slv_reg0[7:0] &lt;= S_AXI_WDATA[7:0];</code>，所以WSTRB控制着WDATA中哪些字节能够被写入寄存器。<br>这样，我们只需要读取slv_reg0的值，就可以得到PS段写入的数据了。</p>
<h4 id="axi-bvalid-、-axi-bresp"><a href="#axi-bvalid-、-axi-bresp" class="headerlink" title="axi_bvalid 、 axi_bresp"></a>axi_bvalid 、 axi_bresp</h4><p>写应答逻辑生成，直接输出到总线<br><code>assign S_AXI_BRESP    = axi_bresp;</code><br><code>assign S_AXI_BVALID    = axi_bvalid;</code><br>axi_bvalid表示已将数据写入，axi_bresp回应的内容有4种见下表。</p>
<table>
<thead>
<tr>
<th>BRESP[1:0]</th>
<th>Response</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>b00</td>
<td>OKAY</td>
<td>正常通道传输成功</td>
</tr>
<tr>
<td>b01</td>
<td>EXOKAY</td>
<td>独特通道传输成功</td>
</tr>
<tr>
<td>b10</td>
<td>SLVERR</td>
<td>从机错误</td>
</tr>
<tr>
<td>b11</td>
<td>DECERR</td>
<td>解码错误</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          axi_bvalid  &lt;= <span class="number">0</span>;</span><br><span class="line">          axi_bresp   &lt;= <span class="number">2'b0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span>    </span><br><span class="line">          <span class="keyword">if</span> (axi_awready &amp;&amp; S_AXI_AWVALID &amp;&amp; ~axi_bvalid &amp;&amp; axi_wready &amp;&amp; S_AXI_WVALID)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              <span class="comment">// indicates a valid write response is available</span></span><br><span class="line">              axi_bvalid &lt;= <span class="number">1'b1</span>;</span><br><span class="line">              axi_bresp  &lt;= <span class="number">2'b0</span>; <span class="comment">// 'OKAY' response </span></span><br><span class="line">            <span class="keyword">end</span>                   <span class="comment">// work error responses in future</span></span><br><span class="line">          <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              <span class="keyword">if</span> (S_AXI_BREADY &amp;&amp; axi_bvalid) </span><br><span class="line">                <span class="comment">//check if bready is asserted while bvalid is high) </span></span><br><span class="line">                <span class="comment">//(there is a possibility that bready is always asserted high)   </span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                  axi_bvalid &lt;= <span class="number">1'b0</span>; </span><br><span class="line">                <span class="keyword">end</span>  </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="axi-arready-、-axi-arvalid"><a href="#axi-arready-、-axi-arvalid" class="headerlink" title="axi_arready 、 axi_arvalid"></a>axi_arready 、 axi_arvalid</h4><p><code>assign S_AXI_ARREADY    = axi_arready;</code>地址读就绪<br><code>assign S_AXI_RVALID    = axi_rvalid;</code>地址读有效，这些都类似，容易理解，不详细分析了。</p>
<h4 id="PS读取PL寄存器"><a href="#PS读取PL寄存器" class="headerlink" title="PS读取PL寄存器"></a>PS读取PL寄存器</h4><p>先根据控制位选择读取哪个寄存器。根据axi_araddr[3:2]选择把哪个寄存器slv_reg赋值给输出寄存器reg_data_out。<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> slv_reg_rden = axi_arready &amp; S_AXI_ARVALID &amp; ~axi_rvalid;</span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// Address decoding for reading registers</span></span><br><span class="line">    <span class="keyword">case</span> ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )</span><br><span class="line">        <span class="number">2'h0</span>   : reg_data_out &lt;= slv_reg0;</span><br><span class="line">        <span class="number">2'h1</span>   : reg_data_out &lt;= slv_reg1;</span><br><span class="line">        <span class="number">2'h2</span>   : reg_data_out &lt;= slv_reg2;</span><br><span class="line">        <span class="number">2'h3</span>   : reg_data_out &lt;= slv_reg3;</span><br><span class="line">        <span class="keyword">default</span> : reg_data_out &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<p>然后把数据输出到总线<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1'b0</span> )</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">          axi_rdata  &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span>    </span><br><span class="line">          <span class="comment">// When there is a valid read address (S_AXI_ARVALID) with </span></span><br><span class="line">          <span class="comment">// acceptance of read address by the slave (axi_arready), </span></span><br><span class="line">          <span class="comment">// output the read dada </span></span><br><span class="line">          <span class="keyword">if</span> (slv_reg_rden)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              axi_rdata &lt;= reg_data_out;     <span class="comment">// register read data</span></span><br><span class="line">            <span class="keyword">end</span>   </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure></p>
<p>同样当PS调用读取函数时，这里axi_awaddr[3:2]默认是0，所以我们只需要把slv_reg0替换成我们自己数据，就可以让PS通过总线读到我们提供的数据。或者通过<strong>基地址+4</strong>来选择下一个寄存器。</p>
<blockquote>
<p>目前这里只有4个寄存器，那是因为之前选择的是4个，其实我们可以定义的更多，在生成IP核的Number of Registers里选择。</p>
</blockquote>
<h3 id="重要的事情再说一遍"><a href="#重要的事情再说一遍" class="headerlink" title="重要的事情再说一遍"></a>重要的事情再说一遍</h3><p>如果我们自定义的IP的地址被映射为0x43C00000，那么用mmio(0x43C00000,Value)写的就是slv_reg0的值。如果地址偏移4位，如mmio(0x43C00000 + 4,Value) 写的就是slv_reg1的值。</p>
<h3 id="补充一个对地址的理解"><a href="#补充一个对地址的理解" class="headerlink" title="补充一个对地址的理解"></a>补充一个对地址的理解</h3><p>地址编辑器种的offset Address应该是指基地址BASEADDR，high Address指的是最高地址。要求i是基地址加偏置不能超过最高地址。</p>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/22/控制多个IP核/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/22/控制多个IP核/" itemprop="url">控制多个IP核</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-22T18:08:10+08:00">2018-01-22</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h3 id="思路"><a href="#思路" class="headerlink" title="思路"></a>思路</h3><p>尝试用ZYNQ控制多个IP核，之前已经了解了AXI-interconnect的作用，可以通过它连接多个Master和Slaver，之前是通过ZYNQ两端接axi-interconnect连DMA的，现在尝试把两个axi-interconnect都增加Master和Slaver，再增加一个DMA串FIFO。接好时钟和复位。自动设置，配置好两个DMA的地址。开始测试。<br>help(overlay)可以看到识别出了两个IP核都是DMA类型  </p>
<ul>
<li>axi_dma_0 : pynq.lib.dma.DMA</li>
<li>axi_dma_1 : pynq.lib.dma.DMA</li>
</ul>
<p>因为axi_dma_0接的是vivado提供的ip核AXI4-Stream DATA FIFO，而axi_dma_1接的是我自己写的FIFO，用如下代码分别创建两个dma对象，可以获得不同的输出，证明是达到控制不同IP核的效果。<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">dma = overlay.axi_dma_0</span><br><span class="line">dma1 = overlay.axi_dma_1</span><br></pre></td></tr></table></figure></p>
<h3 id="原理分析"><a href="#原理分析" class="headerlink" title="原理分析"></a>原理分析</h3><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">overlay = Overlay(<span class="string">'/home/xilinx/jupyter_notebooks/DAC/overlay/Su.bit'</span>)</span><br><span class="line">dma = overlay.axi_dma_0</span><br><span class="line">dma1 = overlay.axi_dma_1</span><br><span class="line"></span><br><span class="line">xlnk = Xlnk()</span><br><span class="line">in_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line">out_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line"></span><br><span class="line">dma.sendchannel.transfer(in_buffer)</span><br><span class="line">dma.recvchannel.transfer(out_buffer) </span><br><span class="line">dma.sendchannel.wait()</span><br><span class="line">dma.recvchannel.wait()</span><br></pre></td></tr></table></figure>
<ol>
<li>根据overlay解析里知道，首先调用Overlay类加载Su.bit，就可以解析对应的Su.tcl，根据_TCL类生成对象tcl。</li>
<li>保存tcl中的ip_dict、gpio_dict、interrupt_controllers、interrupt_pins、hierarchy_dict、clock_dict为overlay的类属性，因为有两个dma的ip核，所以ip_dict中应该包含以下部分：<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">&#123;axi_dma_0: &#123;<span class="string">'phys_addr'</span> : 物理地址<span class="number">1</span>, <span class="string">'addr_range'</span> : 地址范围<span class="number">1</span>, <span class="string">'type'</span> : <span class="string">'ip'</span>, <span class="string">'config'</span> : dict, <span class="string">'state'</span> : str, <span class="string">'interrupts'</span> : dict, <span class="string">'gpio'</span> : dict, <span class="string">'fullpath'</span> : str&#125;&#125;</span><br><span class="line">&#123;axi_dma_1: &#123;<span class="string">'phys_addr'</span> : 物理地址<span class="number">2</span>, <span class="string">'addr_range'</span> : 地址范围<span class="number">2</span>, <span class="string">'type'</span> : <span class="string">'ip'</span>, <span class="string">'config'</span> : dict, <span class="string">'state'</span> : str, <span class="string">'interrupts'</span> : dict, <span class="string">'gpio'</span> : dict, <span class="string">'fullpath'</span> : str&#125;&#125;</span><br></pre></td></tr></table></figure>
</li>
</ol>
<p>这里两个IP核根据地址不同就有区别了。</p>
<ol>
<li>然后根据ip_dict 和 hierarchy_dict建立_IPMap类对象，作为overlay._ip_map，会新建两个属性axi_dma_0和axi_dma_0，值为对应的驱动描述。</li>
<li>执行<code>dma = overlay.axi_dma_0</code>时，根据其pynq.lib.dma.DMA，会构建对应的DMA类对象。<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="class"><span class="keyword">class</span> <span class="title">DMA</span><span class="params">(DefaultIP)</span>:</span></span><br><span class="line">    <span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, description, *args, **kwargs)</span>:</span></span><br><span class="line">        <span class="keyword">if</span> type(description) <span class="keyword">is</span> <span class="keyword">not</span> dict <span class="keyword">or</span> args <span class="keyword">or</span> kwargs:</span><br><span class="line">            <span class="keyword">raise</span> RuntimeError(<span class="string">'You appear to want the old DMA driver which '</span></span><br><span class="line">                               <span class="string">'has been deprecated and moved to '</span></span><br><span class="line">                               <span class="string">'pynq.lib.deprecated'</span>)</span><br><span class="line">        super().__init__(description=description)</span><br><span class="line">        <span class="keyword">if</span> <span class="string">'mm2s_introut'</span> <span class="keyword">in</span> description[<span class="string">'interrupts'</span>]:</span><br><span class="line">            self.sendchannel = _DMAChannel(self.mmio, <span class="number">0x0</span>, self.mm2s_introut)</span><br><span class="line">        <span class="keyword">else</span>:</span><br><span class="line">            self.sendchannel = _DMAChannel(self.mmio, <span class="number">0x0</span>)</span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> <span class="string">'s2mm_introut'</span> <span class="keyword">in</span> description[<span class="string">'interrupts'</span>]:</span><br><span class="line">            self.recvchannel = _DMAChannel(self.mmio, <span class="number">0x30</span>, self.s2mm_introut)</span><br><span class="line">        <span class="keyword">else</span>:</span><br><span class="line">            self.recvchannel = _DMAChannel(self.mmio, <span class="number">0x30</span>)</span><br></pre></td></tr></table></figure>
</li>
</ol>
<p>这里的<code>super()</code>是调用父类进行初始化，如果自己写的IP核的话一般就用默认的DefaultIP来初始化而不是DMA了，后面控制自己写的IP核可以留意下。下面这段是class DefaultIP被调用的初始化程序。<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, description)</span>:</span></span><br><span class="line">    self.mmio = MMIO(description[<span class="string">'phys_addr'</span>], description[<span class="string">'addr_range'</span>])</span><br><span class="line">    <span class="keyword">if</span> <span class="string">'interrupts'</span> <span class="keyword">in</span> description:</span><br><span class="line">        self._interrupts = description[<span class="string">'interrupts'</span>]</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self._interrupts = &#123;&#125;</span><br><span class="line">    <span class="keyword">if</span> <span class="string">'gpio'</span> <span class="keyword">in</span> description:</span><br><span class="line">        self._gpio = description[<span class="string">'gpio'</span>]</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self._gpio = &#123;&#125;</span><br><span class="line">    <span class="keyword">for</span> interrupt, details <span class="keyword">in</span> self._interrupts.items():</span><br><span class="line">        setattr(self, interrupt, Interrupt(details[<span class="string">'fullpath'</span>]))</span><br><span class="line">    <span class="keyword">for</span> gpio, entry <span class="keyword">in</span> self._gpio.items():</span><br><span class="line">        gpio_number = GPIO.get_gpio_pin(entry[<span class="string">'index'</span>])</span><br><span class="line">        setattr(self, gpio, GPIO(gpio_number, <span class="string">'out'</span>))</span><br></pre></td></tr></table></figure></p>
<p>可以看到根据<code>phys_addr</code>物理地址和<code>addr_range</code>地址范围构建了MMIO对象，分别作为mmio的基地址和长度了。这里就可以看出两个DMA的基地址已经不同了，因为是根据各自物理地址来确定的。</p>
<ol>
<li>这样后面创建通道<code>self.recvchannel = _DMAChannel(self.mmio, 0x30)</code>就是跟据各自的mmio，基地址已经不同了，相同的偏置代表对应了各自同一个寄存器。所以后面的read和write操作中mmio读写的寄存器也是各自的，就达到了控制多个IP核的目的。</li>
</ol>
<h3 id="思考"><a href="#思考" class="headerlink" title="思考"></a>思考</h3><p>要控制自己的IP核还要想一下AXI-Lite总线体现在哪里，这里的话控制DMA的是S_AXI_LITE接口，猜测是MMIO是根据AXI_LITE总线读写的。</p>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/21/PYNQ之overlay/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/21/PYNQ之overlay/" itemprop="url">PYNQ之overlay</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-21T21:19:38+08:00">2018-01-21</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h2 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h2><p>PYNQ板子分为PS（Processing System）和PL（Programmable Logic）部分，PS就是CPU，ARM Cortex-A9芯片，跑了Linux系统，可用JUpyter Notebooks打开。PL部分就是FPGA可编程逻辑，是ZYNQ-7020。<br>而overlay可以让PS和PL部分连起来，提供了接口让PS的python可以直接调用PL的Overlay。比如把外围设备封装成python库，就可以直接控制硬件了。</p>
<h4 id="overlay组成"><a href="#overlay组成" class="headerlink" title="overlay组成"></a>overlay组成</h4><ul>
<li><strong>.bit</strong><br>  FPGA的比特流文件，就是平常烧录到板子里的</li>
<li><strong>.tcl</strong><br>  框图的描述文件，根据BD设计图可用Vivado自动生成，在加载bit文件时会自动读取同一目录下的tcl文件，tcl文件必须和bit文件同名。</li>
<li><strong>.py</strong><br>  这是python提供的接口，加载overlay后，可根据tcl或取各个IP核的物理地址等信息，通过读写寄存器封装成我们需要的功能。</li>
</ul>
<h4 id="几个注意点"><a href="#几个注意点" class="headerlink" title="几个注意点"></a>几个注意点</h4><ol>
<li><strong>Q</strong>：overlay是加载模块还是加载系统，能否有多个?<br> <strong>A</strong>：overlay是动态加载的，也就是在加载每个overlay时下载对应的bit到FPGA并解析tcl文件，所以当前时刻只有一个overlay在用。  </li>
<li><strong>Q</strong>：overlay中FPGA里设计的引脚是怎么和python调用时的名字对应的？<br> <strong>A</strong>：通过tcl文件中提供的ip_dict、gpio_dict字典。</li>
</ol>
<h2 id="Overlay实现"><a href="#Overlay实现" class="headerlink" title="Overlay实现"></a>Overlay实现</h2><p>这个部分主要介绍一下overlay加载的overlay.py是怎么实现的，理解一下如何从tcl了中读取需要的信息，以及如何烧录程序等等，后面也会讲一下.bit和.tcl是怎么生成的。</p>
<h3 id="overlay-py关键程序"><a href="#overlay-py关键程序" class="headerlink" title="overlay.py关键程序"></a>overlay.py关键程序</h3><h4 id="Overlay类"><a href="#Overlay类" class="headerlink" title="Overlay类"></a>Overlay类</h4><p>这个类跟踪一个比特流的状态和内容。保存比特流的状态并启用运行保护绑定(应该是运行时不能用另外的Overlay)。<br>我们对overlay的定义是比特流可配置设计，因此，该类必须通过内容的发现和运行时的保护来体现可配置性。overlay把IP和hierarchies层次结构体现为属性。如果没有定制IP驱动和层级驱动，就会用’DefaultIP’和’DefaultHierarchy’来构建。<br>这个类储存了四种字典：IP、GPIO、interrupt controller、interrupt pin。</p>
<h5 id="四个字典"><a href="#四个字典" class="headerlink" title="四个字典"></a>四个字典</h5><ol>
<li><strong>IP</strong>：<code>&#39;name&#39; -&gt; {phys_addr, addr_range, type, config, state}</code>  <ul>
<li>name (str)：是字典的key，也可以看作入口，直接用名字即可访问</li>
<li>phys_addr (int)：是IP核的物理地址</li>
<li>addr_range (int)：地址的范围</li>
<li>type (str)：IP核的类型</li>
<li>config (dict)：配置参数的字典</li>
<li>state (str)：IP核的状态信息</li>
</ul>
</li>
<li><strong>GPIO</strong>：<code>&#39;name&#39; -&gt; {pin, state}</code>  <ul>
<li>pin (int)： 用户对GPIO的索引，从0开始</li>
<li>state (str)： GPIO的状态信息</li>
</ul>
</li>
<li><strong>Interrupt Controller</strong>：<code>&#39;name&#39; -&gt; {parent, index}</code>  <ul>
<li>parent (str)： 父控制器的名字，如果直接连到PS7就为空’’</li>
<li>index (int)：中断的索引</li>
</ul>
</li>
<li><strong>Interrupt Pin</strong>：<code>&#39;name&#39; -&gt; {controller, index}</code>  <ul>
<li>controller (str)：中断控制器的名字</li>
<li>index (int)：line线的索引</li>
</ul>
</li>
</ol>
<h5 id="属性"><a href="#属性" class="headerlink" title="属性"></a>属性</h5><ul>
<li><strong>bitfile_name</strong> : <code>str</code><br>  .bit文件的绝对路径</li>
<li><strong>bitstream</strong> : <code>Bitstream</code><br>  对应的.bit文件</li>
<li><strong>ip_dict</strong> : <code>dict</code><br>  PS7所有可寻址的IP核。上面介绍的IP字典<br>  <code>{str: {&#39;phys_addr&#39; : int, &#39;addr_range&#39; : int, &#39;type&#39; : str, &#39;config&#39; : dict, &#39;state&#39; : str}}</code></li>
<li><strong>gpio_dict</strong> : <code>dict</code><br>  PS7控制的所有GPIO Pin.<br>  <code>{str: {&#39;index&#39; : int, &#39;state&#39; : str}}</code></li>
<li><strong>interrupt_controllers</strong> : <code>dict</code><br>  连接到PS7中断线的所有AXI中断控制器.<br>  <code>{str: {&#39;parent&#39;: str, &#39;index&#39; : int}}</code><blockquote>
<p>PS7是层次结构的根目录root，is未命名的。</p>
</blockquote>
</li>
<li><strong>interrupt_pins</strong> : <code>dict</code><br>  连接到中断控制器的所有Pin<br>  <code>{str: {&#39;controller&#39; : str, &#39;index&#39; : int}}</code></li>
</ul>
<h5 id="init"><a href="#init" class="headerlink" title="init"></a>init</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, bitfile_name, download=True, ignore_version=False)</span>:</span></span><br><span class="line">    <span class="comment"># We need to be explicit here due to the way dynamic class</span></span><br><span class="line">    <span class="comment"># class construction interacts with super. Subclasses of</span></span><br><span class="line">    <span class="comment"># Overlay work correctly however.</span></span><br><span class="line">    Bitstream.__init__(self, bitfile_name)</span><br><span class="line"></span><br><span class="line">    tcl = _TCL(_get_tcl_name(self.bitfile_name))</span><br><span class="line">    self.ip_dict = tcl.ip_dict</span><br><span class="line">    self.gpio_dict = tcl.gpio_dict</span><br><span class="line">    self.interrupt_controllers = tcl.interrupt_controllers</span><br><span class="line">    self.interrupt_pins = tcl.interrupt_pins</span><br><span class="line">    self.hierarchy_dict = tcl.hierarchy_dict</span><br><span class="line">    self.clock_dict = tcl.clock_dict</span><br><span class="line"></span><br><span class="line">    description = _complete_description(</span><br><span class="line">        self.ip_dict, self.hierarchy_dict, ignore_version)</span><br><span class="line">    self._ip_map = _IPMap(description)</span><br><span class="line">    <span class="keyword">if</span> download: </span><br><span class="line">        self.download()</span><br></pre></td></tr></table></figure>
<p>返回一个新的Overlay对象，初始化一个.bit文件作为成员。需要vivado生成的同名.tcl文件放在相同目录下。<br><code>_TCL</code>是pl.py里解析.tcl文件的一个类，可以获取tcl的各种信息，比如ip_dict等，保存成overlay自己的信息。把ip_dict和hierarchy_dict封装成描述description，并根据该描述创建一个_IPMap（IP映射）类对象。download表示是否要重网上下载overlay。</p>
<h5 id="关键的getattr"><a href="#关键的getattr" class="headerlink" title="关键的getattr"></a>关键的getattr</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__getattr__</span><span class="params">(self, key)</span>:</span></span><br><span class="line">    <span class="string">"""Overload of __getattr__ to return a driver for an IP or</span></span><br><span class="line"><span class="string">    hierarchy. Throws an `RuntimeError` if the overlay is not loaded.</span></span><br><span class="line"><span class="string">    """</span></span><br><span class="line">    <span class="keyword">if</span> self.is_loaded():</span><br><span class="line">        <span class="keyword">return</span> getattr(self._ip_map, key)</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Overlay not currently loaded"</span>)</span><br></pre></td></tr></table></figure>
<p>attr就是属性，getattr是获取属性的方法。这里的self._ip_map是根据tcl获取的描述建立的_IPMap类对象，其中保存类ip、gpio等的驱动，这样通过key就可以直接获取对应的属性了。<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">overlay = Overlay(<span class="string">'/home/xilinx/jupyter_notebooks/DAC/overlay/Su.bit'</span>)</span><br><span class="line">dma = overlay.axi_dma_0</span><br></pre></td></tr></table></figure></p>
<p>上面例子中，axi_dma_0就是key，其对应的描述已经在建立Overlay对象overlay时就保存在属性_ip_map里了，这样直接<code>overlay.axi_dma_0</code>就会调用getattr类方法，获取其属性。</p>
<h4 id="DefaultIP-类"><a href="#DefaultIP-类" class="headerlink" title="DefaultIP 类"></a>DefaultIP 类</h4><p>这是默认的IP驱动类，用户自定义的也要重这里继承。这个驱动包装了MMIO设备，并为之后写入的自定义驱动提供了基类（比如DMA类就是这里继承的）。提供了GPIO输出通道和中断输入属性。</p>
<h5 id="属性-1"><a href="#属性-1" class="headerlink" title="属性"></a>属性</h5><ul>
<li><strong>mmio</strong> : <code>pynq.MMIO</code><br>  设备的潜在MMIO驱动，MMIO是重之前讲的mmio.py导入的，可把外部设备映射为内存</li>
<li><strong>_interrupts</strong> : <code>dict</code><br>  这个IP的PL.interrupt_pins的子集</li>
<li><strong>_gpio</strong> : <code>dict</code><br>  这个IP的PL.gpio_dict的子集</li>
</ul>
<h5 id="init-1"><a href="#init-1" class="headerlink" title="init"></a>init</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, description)</span>:</span></span><br><span class="line">    self.mmio = MMIO(description[<span class="string">'phys_addr'</span>], description[<span class="string">'addr_range'</span>])</span><br><span class="line">    <span class="keyword">if</span> <span class="string">'interrupts'</span> <span class="keyword">in</span> description:</span><br><span class="line">        self._interrupts = description[<span class="string">'interrupts'</span>]</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self._interrupts = &#123;&#125;</span><br><span class="line">    <span class="keyword">if</span> <span class="string">'gpio'</span> <span class="keyword">in</span> description:</span><br><span class="line">        self._gpio = description[<span class="string">'gpio'</span>]</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self._gpio = &#123;&#125;</span><br><span class="line">    <span class="keyword">for</span> interrupt, details <span class="keyword">in</span> self._interrupts.items():</span><br><span class="line">        setattr(self, interrupt, Interrupt(details[<span class="string">'fullpath'</span>]))</span><br><span class="line">    <span class="keyword">for</span> gpio, entry <span class="keyword">in</span> self._gpio.items():</span><br><span class="line">        gpio_number = GPIO.get_gpio_pin(entry[<span class="string">'index'</span>])</span><br><span class="line">        setattr(self, gpio, GPIO(gpio_number, <span class="string">'out'</span>))</span><br></pre></td></tr></table></figure>
<p>根据描述（包含了ip_dict 和 hierarchy_dict）中的物理地址创建MMIO类对象，把该IP核映射到内存上，并可以直接读写。并根据有无中断和GPIO创建对应的interrupt和gpio属性。</p>
<blockquote>
<p>setattr(object, name, values) 给对象的属性赋值，若属性不存在，先创建再赋值。</p>
</blockquote>
<h5 id="read"><a href="#read" class="headerlink" title="read"></a>read</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">read</span><span class="params">(self, offset=<span class="number">0</span>)</span>:</span></span><br><span class="line">    <span class="keyword">return</span> self.mmio.read(offset)</span><br></pre></td></tr></table></figure>
<p>从IP核读取，offset（int）是基于基地址的偏置，就是要读取的位置。</p>
<h5 id="write"><a href="#write" class="headerlink" title="write"></a>write</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">write</span><span class="params">(self, offset, value)</span>:</span></span><br><span class="line">    self.mmio.write(offset, value)</span><br></pre></td></tr></table></figure>
<p>向IP核写入，offset（int）是基于基地址的偏置，value是要写入的数据，可以为int或bytes。</p>
<h4 id="IPMap-类"><a href="#IPMap-类" class="headerlink" title="_IPMap 类"></a>_IPMap 类</h4><p>把IP, hierarches, interrupts, gpio的驱动保存为属性。</p>
<h5 id="init-2"><a href="#init-2" class="headerlink" title="init"></a>init</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, desc)</span>:</span></span><br><span class="line">    self._description = desc</span><br></pre></td></tr></table></figure>
<p>根据描述创建一个新的_IPMap类对象。</p>
<h5 id="类内getattr"><a href="#类内getattr" class="headerlink" title="类内getattr"></a>类内getattr</h5><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__getattr__</span><span class="params">(self, key)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> key <span class="keyword">in</span> self._description[<span class="string">'hierarchies'</span>]:</span><br><span class="line">        hierdescription = self._description[<span class="string">'hierarchies'</span>][key]</span><br><span class="line">        hierarchy = hierdescription[<span class="string">'driver'</span>](hierdescription)</span><br><span class="line">        setattr(self, key, hierarchy)</span><br><span class="line">        <span class="keyword">return</span> hierarchy</span><br><span class="line">    <span class="keyword">elif</span> key <span class="keyword">in</span> self._description[<span class="string">'ip'</span>]:</span><br><span class="line">        ipdescription = self._description[<span class="string">'ip'</span>][key]</span><br><span class="line">        driver = ipdescription[<span class="string">'driver'</span>](ipdescription)</span><br><span class="line">        setattr(self, key, driver)</span><br><span class="line">        <span class="keyword">return</span> driver</span><br><span class="line">    <span class="keyword">elif</span> key <span class="keyword">in</span> self._description[<span class="string">'interrupts'</span>]:</span><br><span class="line">        interrupt = Interrupt(</span><br><span class="line">            self._description[<span class="string">'interrupts'</span>][key][<span class="string">'fullpath'</span>])</span><br><span class="line">        setattr(self, key, interrupt)</span><br><span class="line">        <span class="keyword">return</span> interrupt</span><br><span class="line">    <span class="keyword">elif</span> key <span class="keyword">in</span> self._description[<span class="string">'gpio'</span>]:</span><br><span class="line">        gpio_index = self._description[<span class="string">'gpio'</span>][key][<span class="string">'index'</span>]</span><br><span class="line">        gpio_number = GPIO.get_gpio_pin(gpio_index)</span><br><span class="line">        gpio = GPIO(gpio_number, <span class="string">'out'</span>)</span><br><span class="line">        setattr(self, key, gpio)</span><br><span class="line">        <span class="keyword">return</span> gpio</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        <span class="keyword">raise</span> AttributeError(</span><br><span class="line">            <span class="string">"Could not find IP or hierarchy &#123;&#125; in overlay"</span>.format(key))</span><br></pre></td></tr></table></figure>
<p>这里的key就是name，会根据key是属于IP, hierarches, interrupts, gpio中的哪一个，获取对应的驱动DefaultIP  和DefaultHierarchy（如果没有自定义的话）。<br>比如key是axi_dma_0，可知是一个IP核的名字，在加载overlay是就会根据tcl生成的描述创建一个_IPMap类，其中解析到axi_dma_0时就会识别其是一个IP核，执行下面这一段代码：<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">ipdescription = self._description[<span class="string">'ip'</span>][key]</span><br><span class="line">driver = ipdescription[<span class="string">'driver'</span>](ipdescription)</span><br><span class="line">setattr(self, key, driver)</span><br></pre></td></tr></table></figure></p>
<p>可以看到，先获取key对应的驱动，然后新建一个名为key（这里axi_dma_0）的属性，并把相应的信息保存在里面，这里axi_dma_0对应的驱动应该是DMA（继承自DefaultIP），所以这里相当于创建了一个DMA类的对象保存在，axi_dma_0属性中。</p>
<blockquote>
<p>setattr(object, name, values) 给对象的属性赋值，若属性不存在，先创建再赋值。</p>
</blockquote>
<h2 id="Overlay例子"><a href="#Overlay例子" class="headerlink" title="Overlay例子"></a>Overlay例子</h2><p>这是DAC比赛中给的例子，截取了部分进行分析。<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">overlay = Overlay(<span class="string">'/home/xilinx/jupyter_notebooks/DAC/overlay/Su.bit'</span>)</span><br><span class="line">dma = overlay.axi_dma_0</span><br><span class="line"></span><br><span class="line">xlnk = Xlnk()</span><br><span class="line">in_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line">out_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line"></span><br><span class="line">dma.sendchannel.transfer(in_buffer)</span><br><span class="line">dma.recvchannel.transfer(out_buffer) </span><br><span class="line">dma.sendchannel.wait()</span><br><span class="line">dma.recvchannel.wait()</span><br></pre></td></tr></table></figure></p>
<p>首先根据Su.bit文件建立Overlay类的对象overlay。从程序上分析：</p>
<ol>
<li>调用Overlay的init进行初始化，生成overlay对象。传入的是Su.bit的绝对路径。</li>
<li>自动获取该路径下同名的Su.tcl文件，根据_TCL类生成对象，就是对tcl解析。</li>
<li><p>保存tcl中的ip_dict、gpio_dict、interrupt_controllers、interrupt_pins、hierarchy_dict、clock_dict为overlay的类属性，其中有一个dma的ip核，所以ip_dict中应该包含以下部分  </p>
<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&#123;axi_dma_0: &#123;<span class="string">'phys_addr'</span> : 物理地址, <span class="string">'addr_range'</span> : 地址范围, <span class="string">'type'</span> : <span class="string">'ip'</span>, <span class="string">'config'</span> : dict, <span class="string">'state'</span> : str, <span class="string">'interrupts'</span> : dict, <span class="string">'gpio'</span> : dict, <span class="string">'fullpath'</span> : str&#125;&#125;</span><br></pre></td></tr></table></figure>
</li>
<li><p>根据ip_dict 和 hierarchy_dict建立_IPMap类对象，作为overlay._ip_map，会新建一个属性axi_dma_0，值为对应的驱动描述。</p>
</li>
<li>然后<code>overlay.axi_dma_0</code>时，就会调用overlay的getattr方法，获取overlay._ip_map的axi_dma_0属性，这里应该会根据DMA类（继承自DefaultIP）创建对应的ip驱动，具体还不是很清除，help(overlay)看到axi_dma_0是用pynq.lib.dma.DMA类来初始化的。<br><a href="http://pynq.readthedocs.io/en/latest/overlay_design_methodology/overlay_tutorial.html?highlight=DefaultIP%20" target="_blank" rel="noopener">到底是哪里调用了DefaultIP可以参考这个教程</a></li>
</ol>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/21/PYNQ之mmio/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/21/PYNQ之mmio/" itemprop="url">PYNQ之mmio</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-21T20:20:40+08:00">2018-01-21</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h3 id="MMIO概念"><a href="#MMIO概念" class="headerlink" title="MMIO概念"></a>MMIO概念</h3><p>MMIO（Memory-mapped I/O，内存映射I/O），与之对应的是PMIO（port-mapped I/O，端口映射I/O），是PC机在中央处理器（CPU）和外部设备之间执行输入输出操作的两种方法。<br>简单点说就是直接把外部设备映射为内存，CPU就可以访问地址就可以直接访问外围设备，通过MMIO就可以用python来配置FPGA上的寄存器，来控制各个IP核了。</p>
<h2 id="mmio-py"><a href="#mmio-py" class="headerlink" title="mmio.py"></a>mmio.py</h2><p>这里主要根据PYNQ的mmio.py来看是怎么工作的，硬件上是ZYNQ芯片通过Axi-Lite总线控制其他IP核的。<br>这里只有MMIO一个类，来做读和写，比较简单。</p>
<h3 id="属性"><a href="#属性" class="headerlink" title="属性"></a>属性</h3><ul>
<li><strong>virt_base</strong> : <code>int</code><br>  虚拟基地址，The address of the page for the MMIO base address.</li>
<li><strong>virt_offset</strong> : <code>int</code><br>  虚拟偏差，The offset of the MMIO base address from the virt_base.</li>
<li><strong>base_addr</strong> : <code>int</code><br>  基地址，The base address, not necessarily page aligned.</li>
<li><strong>length</strong> : <code>int</code><br>  地址范围的byte长度，The length in bytes of the address range.</li>
<li><strong>debug</strong> : <code>bool</code><br>  是否开启调试，Turn on debug mode if it is True.</li>
<li><strong>mmap_file</strong> : <code>file</code><br>  Underlying file object for MMIO mapping</li>
<li><strong>mem</strong> : <code>mmap</code><br>  文件映射到内存时创建的对象，An mmap object created when mapping files to memory.</li>
<li><strong>array</strong> : <code>numpy.ndarray</code><br>  A numpy view of the mapped range for efficient assignment</li>
</ul>
<h3 id="init"><a href="#init" class="headerlink" title="init"></a>init</h3><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, base_addr, length=<span class="number">4</span>, debug=False)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> base_addr &lt; <span class="number">0</span> <span class="keyword">or</span> length &lt; <span class="number">0</span>:</span><br><span class="line">        <span class="keyword">raise</span> ValueError(<span class="string">"Base address or length cannot be negative."</span>)</span><br><span class="line">    </span><br><span class="line">    <span class="comment">#返回当前进程的有效用户ID</span></span><br><span class="line">    euid = os.geteuid()</span><br><span class="line">    <span class="keyword">if</span> euid != <span class="number">0</span>:</span><br><span class="line">        <span class="keyword">raise</span> EnvironmentError(<span class="string">'Root permissions required.'</span>)</span><br><span class="line"></span><br><span class="line">    <span class="comment"># Align the base address with the pages</span></span><br><span class="line">    self.virt_base = base_addr &amp; ~(mmap.PAGESIZE - <span class="number">1</span>)</span><br><span class="line"></span><br><span class="line">    <span class="comment"># Calculate base address offset w.r.t the base address</span></span><br><span class="line">    self.virt_offset = base_addr - self.virt_base</span><br><span class="line"></span><br><span class="line">    <span class="comment"># Storing the base address and length</span></span><br><span class="line">    self.base_addr = base_addr</span><br><span class="line">    self.length = length</span><br><span class="line"></span><br><span class="line">    self.debug = debug</span><br><span class="line">    self._debug(<span class="string">'MMIO(address, size) = (&#123;0:x&#125;, &#123;1:x&#125; bytes).'</span>,</span><br><span class="line">                self.base_addr, self.length)</span><br><span class="line"></span><br><span class="line">    <span class="comment"># Open file and mmap</span></span><br><span class="line">    self.mmap_file = os.open(<span class="string">'/dev/mem'</span>,</span><br><span class="line">                             os.O_RDWR | os.O_SYNC)</span><br><span class="line"></span><br><span class="line">    self.mem = mmap.mmap(self.mmap_file, self.length + self.virt_offset,</span><br><span class="line">                         mmap.MAP_SHARED,</span><br><span class="line">                         mmap.PROT_READ | mmap.PROT_WRITE,</span><br><span class="line">                         offset=self.virt_base)</span><br><span class="line"></span><br><span class="line">    self.array = np.frombuffer(self.mem, np.uint32,</span><br><span class="line">                               length &gt;&gt; <span class="number">2</span>, self.virt_offset)</span><br></pre></td></tr></table></figure>
<p>返回一个新的MMIO对象</p>
<h4 id="参数"><a href="#参数" class="headerlink" title="参数"></a>参数</h4><ul>
<li><strong>base_addr</strong> : <code>int</code><br>  基地址，</li>
<li><strong>length</strong> : <code>int</code><br>  长度，默认为4.</li>
<li><strong>debug</strong> : <code>bool</code><br>  是否开启调试， 默认是False.</li>
</ul>
<h4 id="实现流程"><a href="#实现流程" class="headerlink" title="实现流程"></a>实现流程</h4><ol>
<li>基地址和page对齐，作为虚拟基地址<br><code>self.virt_base = base_addr &amp; ~(mmap.PAGESIZE - 1)</code>  </li>
<li>计算基地址和虚拟基地址的偏差，作为虚拟偏差<br><code>self.virt_offset = base_addr - self.virt_base</code>  </li>
<li>储存基地址和长度</li>
<li>打开文件和mmap<br><code>self.mmap_file = os.open(&#39;/dev/mem&#39;, os.O_RDWR | os.O_SYNC)</code><br>/dev/mem是linux物理内存的全映像，可以用来访问物理内存，按上面这样打开后就可以用mmap来访问物理内存以及外设的IO资源。<br><a href="http://blog.csdn.net/skyflying2012/article/details/47611399" target="_blank" rel="noopener">/dev/mem没那么简单</a></li>
</ol>
<blockquote>
<p>mmap（Memory-mapped）内存映射，一般用来将物理地址映射为虚拟地址</p>
</blockquote>
<ol>
<li>将数据内存转化为np数组<br><code>self.array = np.frombuffer(self.mem, np.uint32, length &gt;&gt; 2, self.virt_offset)</code></li>
</ol>
<blockquote>
<p>np.frombuffer 将mem内存转化成np的数组，接下来只要读写数组就相当于读写内存了</p>
</blockquote>
<h3 id="read"><a href="#read" class="headerlink" title="read"></a>read</h3><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">def read(self, offset=0, length=4):</span><br><span class="line">    if length != 4:</span><br><span class="line">        raise ValueError(&quot;MMIO currently only supports 4-byte reads.&quot;)</span><br><span class="line">    if offset &lt; 0:</span><br><span class="line">        raise ValueError(&quot;Offset cannot be negative.&quot;)</span><br><span class="line">    idx = offset &gt;&gt; 2</span><br><span class="line">    if offset % 4:</span><br><span class="line">        raise MemoryError(&apos;Unaligned read: offset must be multiple of 4.&apos;)</span><br><span class="line"></span><br><span class="line">    self._debug(&apos;Reading &#123;0&#125; bytes from offset &#123;1:x&#125;&apos;,</span><br><span class="line">                length, offset)</span><br><span class="line"></span><br><span class="line">    # Read data out</span><br><span class="line">    return int(self.array[idx])</span><br></pre></td></tr></table></figure>
<p>从MMIO读取数据</p>
<h4 id="参数-1"><a href="#参数-1" class="headerlink" title="参数"></a>参数</h4><ul>
<li><strong>offset</strong> : <code>int</code><br>  相对于基地址的偏移量，从这里读取</li>
<li><strong>length</strong> : <code>int</code><br>  数据分割的长度</li>
</ul>
<p><code>idx = offset &gt;&gt; 2</code><br>右移两位相当于除以4，因为是按4字节长度存成数组的，所以索引要除以4。</p>
<h3 id="write"><a href="#write" class="headerlink" title="write"></a>write</h3><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">def write(self, offset, data):</span><br><span class="line">    if offset &lt; 0:</span><br><span class="line">        raise ValueError(&quot;Offset cannot be negative.&quot;)</span><br><span class="line"></span><br><span class="line">    idx = offset &gt;&gt; 2</span><br><span class="line">    if offset % 4:</span><br><span class="line">        raise MemoryError(&apos;Unaligned write: offset must be multiple of 4.&apos;)</span><br><span class="line"></span><br><span class="line">    if type(data) is int:</span><br><span class="line">        self._debug(&apos;Writing 4 bytes to offset &#123;0:x&#125;: &#123;1:x&#125;&apos;,</span><br><span class="line">                    offset, data)</span><br><span class="line">        self.array[idx] = np.uint32(data)</span><br><span class="line">    elif type(data) is bytes:</span><br><span class="line">        length = len(data)</span><br><span class="line">        num_words = length &gt;&gt; 2</span><br><span class="line">        if length % 4:</span><br><span class="line">            raise MemoryError(&apos;Unaligned write: data length must be multiple of 4.&apos;)</span><br><span class="line">        buf = np.frombuffer(data, np.uint32, num_words, 0)</span><br><span class="line">        self.array[idx:idx + num_words] = buf</span><br><span class="line">    else:</span><br><span class="line">        raise ValueError(&quot;Data type must be int or bytes.&quot;)</span><br></pre></td></tr></table></figure>
<p>写入数据到MIMO  </p>
<h4 id="参数-2"><a href="#参数-2" class="headerlink" title="参数"></a>参数</h4><ul>
<li><strong>offset</strong> : <code>int</code><br>  相对于基地址的偏移量，从这里写入</li>
<li><strong>data</strong> : <code>int / bytes</code><br>  要写入到MMIO的数据，分成int整型和bytes字节型</li>
</ul>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/21/PYNQ之AXI-Interconnect/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/21/PYNQ之AXI-Interconnect/" itemprop="url">PYNQ之AXI-Interconnect</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-21T20:20:23+08:00">2018-01-21</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h2 id="介绍"><a href="#介绍" class="headerlink" title="介绍"></a>介绍</h2><p>AXI协议严格的讲是一个点对点的主从接口协议，当多个外设需要互相交互数据时，我们需要加入一个AXI Interconnect模块（AXI互联），作用是提供将一个或多个AXI主设备连接到一个或多个AXI从设备的一种交换机制。<br>包含多个LogicCORE IP核实例（infrastructure cores，基础核），会自动引入infrastructure cores来让任意AXI主设备和AXI从设备连接连接。</p>
<h3 id="AXI-Infrastructure-Cores"><a href="#AXI-Infrastructure-Cores" class="headerlink" title="AXI Infrastructure Cores"></a>AXI Infrastructure Cores</h3><ul>
<li><strong>AXI Crossbar</strong> 将一个或者多个相似的内存映射的主设备连接到一个或者多个相似的内 存映射的从设备。  </li>
<li><em>*AXI Data Width Converter</em> *将一个内存映射的主设备连接到一个数据位宽不同的内存 映射的从设备。  </li>
<li><strong>AXI Clock Converter</strong> 将一个内存映射的主设备连接到一个不同时钟域的内存映射的 从设备。  </li>
<li><strong>AXI Protocol Converter</strong> 将AXI4、AXI3或者AXI4-Lite协议的主设备连接到不同AXI协 议的内存映射从设备。  </li>
<li><strong>AXI Data FIFO</strong> 在内存映射的主设备与从设备之间连接一些FIFO缓存。  </li>
<li><strong>AXI Register Slice</strong> 在内存映射的主从设备之间插入一组并行的寄存器，典型目的是为了打断关键路径。  </li>
<li><strong>AXI MMU</strong> 为AXI互联模块提供地址范围译码和设备从映射服务。  </li>
</ul>
<p>因为我要研究怎么控制多个IP核，这里只介绍一下我需要用到的几个cores。  </p>
<h4 id="AXI-Crossbar"><a href="#AXI-Crossbar" class="headerlink" title="AXI Crossbar"></a>AXI Crossbar</h4><ul>
<li>只有在多个Master或多个Slave时才会用到。（最多可以有16个M和16个S）</li>
<li>可选互联架构（Selectable Interconnect Architecture）<ul>
<li>Crossbar mode（性能最优）<ul>
<li>Shared-Address, Multiple-Data （SAMD共享地址多路数据）</li>
<li>读写数据通道都是并行的crossbar路径。当多个读或写数据源需要传输的时候，数据可以彼此独立、并行的传输。</li>
<li>根据配置连接映射来减少crossbar 数据路径，来减少资源的占用</li>
<li>共享的写地址仲裁器, 加上一个共享的读地址仲裁器。</li>
<li>只有在AXI互联模块被配置被AXI4或者AXI3 协议时，Crossbar模式才有效。</li>
</ul>
</li>
<li>Shared Access mode （面积最优）<ul>
<li>共享的读数据路径,共享的写数据路径和一个共享的读些地址路径</li>
<li>一次传输仅支持一个事务，使用资源最少 </li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="AXI-Protocol-Converter"><a href="#AXI-Protocol-Converter" class="headerlink" title="AXI Protocol Converter"></a>AXI Protocol Converter</h4><ul>
<li>AXI4、AXI3 到 AXI4-Lite 的协议转换</li>
<li>AXI4 到 AXI3 的协议转换</li>
</ul>
<h3 id="使用模式"><a href="#使用模式" class="headerlink" title="使用模式"></a>使用模式</h3><ul>
<li>N-to-1 interconnect<br>  多个主设备仲裁访问一个从设备，比如内存控制器</li>
<li>1-to-N interconnect<br>  一个主设备访问多个从设备，比如处理器访问多个内存映射</li>
<li>N-to-M interconnect(Crossbar Mode)<br>  特点是共享内存，多路数据</li>
<li>M-to-N interconnect(Shared Access Mode)</li>
</ul>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/19/PYNQ之dma/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/19/PYNQ之dma/" itemprop="url">PYNQ之dma</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-19T18:06:39+08:00">2018-01-19</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h2 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h2><p>正如ZYNQ是用C来配置FPGA的寄存器，PYNQ是用python配置寄存器来控制FPGA上模块的。这里主要介绍lib/dma.py，分析如何控制DMA IP核工作的<br>dma.py在lib里，在pynq初始化时直接import了lib包，就根据该目录下的<code>_init_.py</code>把dma导入了。</p>
<blockquote>
<p><code>_init_.py</code>文件<br>相当于类的初始化函数<br>把所在的目录当作一个package<br>import时直接导入整个package</p>
</blockquote>
<h2 id="DMA主要类介绍"><a href="#DMA主要类介绍" class="headerlink" title="DMA主要类介绍"></a>DMA主要类介绍</h2><h3 id="1-DMA"><a href="#1-DMA" class="headerlink" title="1. DMA"></a>1. DMA</h3><p>用于和AXI DMA核交互的，是整个DMA调用的接口。<br>包含两个属性，读通道和写通道，两个通道都是用_DMAChannel类来建立的，因此有相同的API，都含有<code>transfer</code>和<code>wait</code>函数。<br>用来传输的buffer必须是由xlnk用<code>cma_array</code>建立的，为了保证物理地址的连续。</p>
<h4 id="属性"><a href="#属性" class="headerlink" title="属性"></a>属性</h4><ul>
<li><strong>recvchannel</strong> : <code>_DMAChannel</code><br>  从AXI-stream读取通过DMA搬到系统内存</li>
<li><strong>sendchannel</strong> : <code>_DMAChannel</code><br>  从系统内存读取通过DMA般到AXI-stream<h4 id="init"><a href="#init" class="headerlink" title="init"></a>init</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, description, *args, **kwargs)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> type(description) <span class="keyword">is</span> <span class="keyword">not</span> dict <span class="keyword">or</span> args <span class="keyword">or</span> kwargs:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">'You appear to want the old DMA driver which '</span></span><br><span class="line">                           <span class="string">'has been deprecated and moved to '</span></span><br><span class="line">                           <span class="string">'pynq.lib.deprecated'</span>)</span><br><span class="line">    super().__init__(description=description)</span><br><span class="line">    <span class="keyword">if</span> <span class="string">'mm2s_introut'</span> <span class="keyword">in</span> description[<span class="string">'interrupts'</span>]:</span><br><span class="line">        self.sendchannel = _DMAChannel(self.mmio, <span class="number">0x0</span>, self.mm2s_introut)</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self.sendchannel = _DMAChannel(self.mmio, <span class="number">0x0</span>)</span><br><span class="line"></span><br><span class="line">    <span class="keyword">if</span> <span class="string">'s2mm_introut'</span> <span class="keyword">in</span> description[<span class="string">'interrupts'</span>]:</span><br><span class="line">        self.recvchannel = _DMAChannel(self.mmio, <span class="number">0x30</span>, self.s2mm_introut)</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self.recvchannel = _DMAChannel(self.mmio, <span class="number">0x30</span>)</span><br></pre></td></tr></table></figure>
</li>
</ul>
<p>这个类只有一个函数init，初始化自身，创建一个DMA实例。</p>
<h5 id="参数"><a href="#参数" class="headerlink" title="参数"></a>参数</h5><ul>
<li><strong>description</strong> : <code>dict</code><br>  描述DMA engine入口的IP dict，是在加载overlay时从tcl中获取的，以IP核的名字为key，所以直接用名字就可以初始化，创建DMA实例，<code>dma = overlay.axi_dma_0</code>。<em>这里理解还不是很清楚，看完overlay再改</em><blockquote>
<p>ip dict说明<br>key：IP名字<br>value：物理地址physical address, 地址范围address range, IP类型IP type, 配置字典configuration dictionary, 相关声明state associated<br>{str: {‘phys_addr’ : int, ‘addr_range’ : int, ‘type’ : str, ‘config’ : dict, ‘state’ : str}}.</p>
</blockquote>
</li>
</ul>
<p>这里分别建了两个通道，sendchannel和recvchannel，作为发送和接收。</p>
<ul>
<li><strong>sendchannel</strong>：<br>  基址为0x00，从手册中可以看出对应着<strong>MM2S</strong>的寄存器（Memory Map to Stream），既从内存到AXI-stream</li>
<li><strong>recvchannel</strong>：<br>  基址为0x30，从手册中可以看出对应着<strong>S2MM</strong>的寄存器（Stream to Memory Map），既从AXI-stream到内存</li>
</ul>
<h3 id="2-DMAChannel"><a href="#2-DMAChannel" class="headerlink" title="2. _DMAChannel"></a>2. _DMAChannel</h3><p>DMA通道类，驱动一个AXi DMA的信号通道，用来连接<code>Xlnk.cma_array</code>（分配内存的方法）<br>通道的主要函数<code>transfer</code>和<code>wait</code>用来开始和等待各自的传输结束。如果有中断，才会用<code>wait_async</code>来协同。<br>该类不能直接构造，要通过AxiDMA class来构造。</p>
<h4 id="init-1"><a href="#init-1" class="headerlink" title="init"></a>init</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, mmio, offset, interrupt=None)</span>:</span></span><br><span class="line">    self._mmio = mmio</span><br><span class="line">    self._offset = offset</span><br><span class="line">    self._interrupt = interrupt</span><br><span class="line">    self.start()</span><br></pre></td></tr></table></figure>
<h5 id="参数-1"><a href="#参数-1" class="headerlink" title="参数"></a>参数</h5><ul>
<li><strong>_mmio</strong>：<br>  内存映射I\O，把外围设备映射为内存，让PS直接读写寄存器，达到控制设备的目的。</li>
<li><strong>_offset</strong>：<br>  偏置</li>
<li><strong>_interrupt</strong>：<br>  有无中断<blockquote>
<p>在类的方法或属性前加一个“_”单下划线，意味着该方法或属性不应该去调用，它并不属于API。</p>
</blockquote>
</li>
</ul>
<h4 id="running"><a href="#running" class="headerlink" title="running"></a>running</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">@property</span></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">running</span><span class="params">(self)</span>:</span></span><br><span class="line">    <span class="keyword">return</span> self._mmio.read(self._offset + <span class="number">4</span>) &amp; <span class="number">0x01</span> == <span class="number">0x00</span></span><br></pre></td></tr></table></figure>
<p>当DMA engine正在运行时为ture。<br>例如：发送通道offset为0x00，根据手册知道0x00是<strong>MM2S_DMACR</strong>控制寄存器（Memory Map to Stream Register），0x04是<strong>MM2S_DMASR</strong>状态寄存器，&amp;0x01表示取其最低位Halted，0表示运行，1表示停止。</p>
<blockquote>
<p>@property 可以将python定义的函数“当做”属性访问</p>
</blockquote>
<h4 id="idle"><a href="#idle" class="headerlink" title="idle"></a>idle</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">@property</span></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">idle</span><span class="params">(self)</span>:</span></span><br><span class="line">    <span class="keyword">return</span> self._mmio.read(self._offset + <span class="number">4</span>) &amp; <span class="number">0x02</span> == <span class="number">0x02</span></span><br></pre></td></tr></table></figure>
<p>当DMA engine闲置的时候为ture，<code>transfer</code>只有在DMA闲置的时候才能被访问。<br>例如：接收通道offset为0x30，根据手册知道0x34是<strong>S2MM_DMASR</strong>状态寄存器，&amp;0x02取其第二位Idle，1表示闲置，0表示不闲置。</p>
<h4 id="start"><a href="#start" class="headerlink" title="start"></a>start</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">start</span><span class="params">(self)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> self._interrupt:</span><br><span class="line">        self._mmio.write(self._offset, <span class="number">0x1001</span>)</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        self._mmio.write(self._offset, <span class="number">0x0001</span>)</span><br><span class="line">    <span class="keyword">while</span> <span class="keyword">not</span> self.running:</span><br><span class="line">        <span class="keyword">pass</span></span><br><span class="line">    self._first_transfer = <span class="keyword">True</span></span><br></pre></td></tr></table></figure>
<p>开启DMA engine。<br>看发送通道无中断的情况，发送通道offset为0x00，根据手册知道0x00是<strong>MM2S_DMACR</strong>控制寄存器，0x0001表示最低位写入1，既RS位（Run/Stop），0表示stop，1表示run。</p>
<h4 id="stop"><a href="#stop" class="headerlink" title="stop"></a>stop</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">stop</span><span class="params">(self)</span>:</span></span><br><span class="line">    self._mmio.write(self._offset, <span class="number">0x0000</span>)</span><br><span class="line">    <span class="keyword">while</span> self.running:</span><br><span class="line">        <span class="keyword">pass</span></span><br></pre></td></tr></table></figure>
<p>终止当前传输，并停止DMA通道。<br>和start类似，<strong>MM2S_DMACR</strong>控制寄存器最低位置0即可。</p>
<h4 id="clear-interrupt"><a href="#clear-interrupt" class="headerlink" title="clear_interrupt"></a>clear_interrupt</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">_clear_interrupt</span><span class="params">(self)</span>:</span></span><br><span class="line">        self._mmio.write(self._offset + <span class="number">4</span>, <span class="number">0x1000</span>)</span><br></pre></td></tr></table></figure>
<p>清中断<br>0x04是<strong>MM2S_DMASR</strong>状态寄存器，0x1000既第13位置1，由手册知道Dly_Irq位，虽然是状态寄存器，但说给这个位写1可以清除。</p>
<h4 id="transfer"><a href="#transfer" class="headerlink" title="transfer"></a>transfer</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">transfer</span><span class="params">(self, array)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> <span class="keyword">not</span> self.running:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">'DMA channel not started'</span>)</span><br><span class="line">    <span class="keyword">if</span> <span class="keyword">not</span> self.idle <span class="keyword">and</span> <span class="keyword">not</span> self._first_transfer:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">'DMA channel not idle'</span>)</span><br><span class="line">    self._mmio.write(self._offset + <span class="number">0x18</span>, array.physical_address)</span><br><span class="line">    self._mmio.write(self._offset + <span class="number">0x28</span>, array.nbytes)</span><br><span class="line">    self._first_transfer = <span class="keyword">False</span></span><br></pre></td></tr></table></figure>
<p>通过DMA传输，只有当DMA闲置是才能调用。  </p>
<h5 id="参数-2"><a href="#参数-2" class="headerlink" title="参数"></a>参数</h5><ul>
<li><strong>array</strong> : <code>ContiguousArray</code><br>  xlnk分配的数组</li>
</ul>
<p>发送通道而言，0x18是<strong>MM2S_SA</strong>地址寄存器（MM2S DMA Source Address Register），32位，提供系统内存的地址，从PS内存读取到DMA中，在发送到AXI stream。这里是把物理地址赋给它。</p>
<blockquote>
<p>Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.</p>
</blockquote>
<p>0x28是<strong>MM2S_LENGTH</strong>传输长度寄存器，提供传输的长度，从系统内存读取输送到AXI stream。0 ~ 22位是传输的比特数。23 ~ 31是保留位，写入也没有效果。<br>只要配置好地址和传输长度DMA就会自己工作，而不需要CPU干预。</p>
<h4 id="wait"><a href="#wait" class="headerlink" title="wait"></a>wait</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">wait</span><span class="params">(self)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> <span class="keyword">not</span> self.running:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">'DMA channel not started'</span>)</span><br><span class="line">    <span class="keyword">while</span> <span class="keyword">not</span> self.idle:</span><br><span class="line">        <span class="keyword">pass</span></span><br></pre></td></tr></table></figure>
<p>等待传输完成，就是不停检测idle寄存器的值。</p>
<h3 id="3-LegacyDMA"><a href="#3-LegacyDMA" class="headerlink" title="3. LegacyDMA"></a>3. LegacyDMA</h3><p>python用来控制DMA的类，好像并没有用到，估计是要自己控制的话再实例化。用到了cffi（C Foreign Function Interface调用c的一个模块），不细讲这个类，到时再改。  </p>
<h4 id="属性-1"><a href="#属性-1" class="headerlink" title="属性"></a>属性</h4><ul>
<li><strong>buf</strong> : <code>cffi.FFI.CData</code><br>  物理连续内存的指针，A pointer to physically contiguous buffer.</li>
<li><strong>bufLength</strong> : <code>int</code><br>  内置buffer的长度，Length of internal buffer in bytes.</li>
<li><strong>phyAddress</strong> : <code>int</code><br>  DMA设备的物理地址，Physical address of the DMA device.</li>
<li><strong>DMAengine</strong> : <code>cdata &#39;XAxiDma *&#39;</code><br>  DMA引擎实例，不能直接修改，DMA engine instance defined in C. Not to be directly modified.</li>
<li><strong>DMAinstance</strong> : <code>cdata &#39;XAxiDma_Config *&#39;</code><br>  DMA配置实例结构，DMA configuration instance struct. Not to be directly modified.</li>
<li><strong>direction</strong> : <code>int</code><br>  传输方向，The direction indicating whether DMA sends/receives data from PL.</li>
<li><strong>Configuration</strong> : <code>dict</code><br>  当前DMA实例配置变量，Current DMAinstance configuration values.</li>
</ul>
<h4 id="init-2"><a href="#init-2" class="headerlink" title="init"></a>init</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">__init__</span><span class="params">(self, address, direction=DMA_FROM_DEV, attr_dict=None)</span>:</span></span><br><span class="line">    self.buf = <span class="keyword">None</span></span><br><span class="line">    self.direction = direction</span><br><span class="line">    self.bufLength = <span class="keyword">None</span></span><br><span class="line">    self.phyAddress = address</span><br><span class="line">    self.DMAengine = self.ffi.new(<span class="string">"XAxiDma *"</span>)</span><br><span class="line">    self.DMAinstance = self.ffi.new(<span class="string">"XAxiDma_Config *"</span>)</span><br><span class="line">    self.Configuration = &#123;&#125;</span><br><span class="line">    self._gen_config(address, direction, attr_dict)</span><br><span class="line"></span><br><span class="line">    status = self.libdma.XAxiDma_CfgInitialize(self.DMAengine, self.DMAinstance)</span><br><span class="line">    <span class="keyword">if</span> status != <span class="number">0</span>:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Failed to initialize DMA!"</span>)</span><br><span class="line">    self.libdma.XAxiDma_Reset(self.DMAengine)</span><br><span class="line">    self.libdma.DisableInterruptsAll(self.DMAengine)</span><br></pre></td></tr></table></figure>
<h5 id="参数-3"><a href="#参数-3" class="headerlink" title="参数"></a>参数</h5><ul>
<li>address: <code>int</code><br>  DMA IP核的物理地址</li>
<li>direction : <code>int</code><br>  传输方向<ol>
<li><code>DMA_TO_DEV</code> : DMA发送到PL.</li>
<li><code>DMA_FROM_DEV</code> : DMA从 PL接收</li>
<li><code>DMA_BIDIRECTIONAL</code> : 发送接收</li>
</ol>
</li>
<li>attr_dict : <code>dict</code><br>  指定DMA配置的可选字典，An optional dictionary specifying DMA configuration values.</li>
</ul>
<h4 id="gen-config"><a href="#gen-config" class="headerlink" title="_gen_config"></a>_gen_config</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">_gen_config</span><span class="params">(self, address, direction, attr_dict)</span>:</span></span><br><span class="line">    <span class="keyword">for</span> key <span class="keyword">in</span> self.DefaultConfig.keys():</span><br><span class="line">        self.DMAinstance.__setattr__(key, self.DefaultConfig[key])</span><br><span class="line">    <span class="keyword">if</span> direction == self.DMA_TO_DEV:</span><br><span class="line">        self.DMAinstance.HasS2Mm = <span class="number">0</span></span><br><span class="line">        self.DMAinstance.HasMm2S = <span class="number">1</span></span><br><span class="line">    <span class="keyword">elif</span> direction == self.DMA_BIDIRECTIONAL:</span><br><span class="line">        self.DMAinstance.HasS2Mm = <span class="number">1</span></span><br><span class="line">        self.DMAinstance.HasMm2S = <span class="number">1</span></span><br><span class="line">    self._bufPtr = <span class="keyword">None</span></span><br><span class="line">    self._TransferInitiated = <span class="number">0</span></span><br><span class="line">    <span class="keyword">if</span> attr_dict <span class="keyword">is</span> <span class="keyword">not</span> <span class="keyword">None</span>:</span><br><span class="line">        <span class="keyword">if</span> type(attr_dict) == dict:</span><br><span class="line">            <span class="keyword">for</span> key <span class="keyword">in</span> attr_dict.keys():</span><br><span class="line">                self.DMAinstance.__setattr__(key, attr_dict[key])</span><br><span class="line">        <span class="keyword">else</span>:</span><br><span class="line">            print(<span class="string">"Warning: Expecting 3rd Arg to be a dict."</span>)</span><br><span class="line"></span><br><span class="line">    virt = self.libxlnk.cma_mmap(address, <span class="number">0x10000</span>)</span><br><span class="line">    <span class="keyword">if</span> virt == <span class="number">-1</span>:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Memory map of driver failed."</span>)</span><br><span class="line">    self.DMAinstance.BaseAddr = self.ffi.cast(<span class="string">"uint32_t *"</span>, virt)</span><br><span class="line">    self.DMAinstance.DeviceId = self.DeviceId</span><br><span class="line">    self.DeviceId += <span class="number">1</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">for</span> key <span class="keyword">in</span> self.DefaultConfig.keys():</span><br><span class="line">        self.Configuration[key] = self.DMAinstance.__getattribute__(key)</span><br></pre></td></tr></table></figure>
<p>建立配置，映射内存，初始化方法，不需要用户调用。</p>
<h4 id="transfer-1"><a href="#transfer-1" class="headerlink" title="transfer"></a>transfer</h4><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">transfer</span><span class="params">(self, num_bytes=<span class="number">-1</span>, direction=<span class="number">-1</span>)</span>:</span></span><br><span class="line">    <span class="keyword">if</span> num_bytes == <span class="number">-1</span>:</span><br><span class="line">        num_bytes = self.bufLength</span><br><span class="line">    <span class="keyword">if</span> direction == <span class="number">-1</span>:</span><br><span class="line">        direction = self.direction</span><br><span class="line">    <span class="keyword">if</span> num_bytes &gt; self.bufLength:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Buffer size smaller than the transfer size"</span>)</span><br><span class="line">    <span class="keyword">if</span> num_bytes &gt; self.DMA_TRANSFER_LIMIT_BYTES:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"DMA transfer size &gt; &#123;&#125;"</span>.format(</span><br><span class="line">            self.DMA_TRANSFER_LIMIT_BYTES))</span><br><span class="line">    <span class="keyword">if</span> direction <span class="keyword">not</span> <span class="keyword">in</span> [self.DMA_FROM_DEV, self.DMA_TO_DEV]:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Invalid direction for transfer."</span>)</span><br><span class="line">    self.direction = direction</span><br><span class="line">    <span class="keyword">if</span> self.buf <span class="keyword">is</span> <span class="keyword">not</span> <span class="keyword">None</span>:</span><br><span class="line">        self.libdma.XAxiDma_SimpleTransfer(</span><br><span class="line">            self.DMAengine,</span><br><span class="line">            self._bufPtr,</span><br><span class="line">            num_bytes,</span><br><span class="line">            self.direction</span><br><span class="line">        )</span><br><span class="line">        self._TransferInitiated = <span class="number">1</span></span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        <span class="keyword">raise</span> RuntimeError(<span class="string">"Buffer not allocated."</span>)</span><br></pre></td></tr></table></figure>
<p>用于发起物理地址连续的buffer和PL之间的数据传输，buffer要通过<code>create_buf</code>函数创建或者<code>get_ndarray</code></p>
<h5 id="参数-4"><a href="#参数-4" class="headerlink" title="参数"></a>参数</h5><ul>
<li><strong>num_bytes</strong> : <code>int</code><br>  传输的比特数</li>
<li><strong>direction</strong> : <code>int</code><br>  传输方向</li>
</ul>
<h4 id="create-buf"><a href="#create-buf" class="headerlink" title="create_buf"></a>create_buf</h4><p>分配物理地址连续的内存</p>
<h4 id="free-buf"><a href="#free-buf" class="headerlink" title="free_buf"></a>free_buf</h4><p>释放对象关联的内存</p>
<h4 id="wait-1"><a href="#wait-1" class="headerlink" title="wait"></a>wait</h4><p>阻塞直到DMA busy或者timeout</p>
<h4 id="get-buf"><a href="#get-buf" class="headerlink" title="get_buf"></a>get_buf</h4><p>Get a CFFI pointer to object’s internal buffer</p>
<h4 id="get-ndarray"><a href="#get-ndarray" class="headerlink" title="get_ndarray"></a>get_ndarray</h4><p>从DMA buffer获取一个numpy ndarry</p>
<h4 id="configure"><a href="#configure" class="headerlink" title="configure"></a>configure</h4><p>重新配置并重新初始化IP核</p>
<h2 id="使用实例"><a href="#使用实例" class="headerlink" title="使用实例"></a>使用实例</h2><p>不是完整的程序，只说明关键步骤。<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">overlay = Overlay(<span class="string">'/home/xilinx/jupyter_notebooks/DAC/overlay/Su.bit'</span>)</span><br><span class="line">dma = overlay.axi_dma_0</span><br><span class="line">xlnk = Xlnk()</span><br><span class="line">in_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line">out_buffer = xlnk.cma_array(shape=(<span class="number">4</span>,), dtype=np.uint32)</span><br><span class="line"></span><br><span class="line">dma.sendchannel.transfer(in_buffer)</span><br><span class="line">dma.recvchannel.transfer(out_buffer) </span><br><span class="line">dma.sendchannel.wait()</span><br><span class="line">dma.recvchannel.wait()</span><br></pre></td></tr></table></figure></p>
<h4 id="建立DMA实例"><a href="#建立DMA实例" class="headerlink" title="建立DMA实例"></a>建立DMA实例</h4><p><code>dma = overlay.axi_dma_0</code><br>这里的axi_dma_0是BD设计中IP核的名字，overlay会根据tcl获取对应的描述ip dict，这样实例化类对象，overlay里并没有dma，不是很理解。</p>
<h4 id="建立buffer"><a href="#建立buffer" class="headerlink" title="建立buffer"></a>建立buffer</h4><p>因为DMA搬运只能是物理地址连续的，所以只能用xlnk来建立buffer。</p>
<h4 id="传输数据"><a href="#传输数据" class="headerlink" title="传输数据"></a>传输数据</h4><p>实例化了dma就会有两个通道属性。掉用transfer函数设置地址和长度并开始传输，wait等待传输完成进入idle状态。</p>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/18/Markdown语法/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/18/Markdown语法/" itemprop="url">Markdown语法</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-18T16:53:33+08:00">2018-01-18</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <h3 id="标题"><a href="#标题" class="headerlink" title="标题"></a>标题</h3><p>Markdown 支持两种标题的语法，Setext 和 atx 形式。</p>
<ul>
<li>Setext ：底线形式，利用 = (最高阶)和 - (第二阶)，</li>
<li>Atx ：行首插入 1 到 6 个 # ，对应到标题 1 到 6 阶。</li>
</ul>
<h3 id="修辞和强调"><a href="#修辞和强调" class="headerlink" title="修辞和强调"></a>修辞和强调</h3><ul>
<li><em>斜体</em>: <code>* *</code></li>
<li><strong>加粗</strong>: <code>** **</code></li>
<li><del>删除线</del>: <code>~~ ~~</code></li>
</ul>
<h3 id="引用"><a href="#引用" class="headerlink" title="引用"></a>引用</h3><p>在文本前加入 <code>&gt;</code> (大于号)</p>
<blockquote>
<p>这里是引用</p>
</blockquote>
<h3 id="列表"><a href="#列表" class="headerlink" title="列表"></a>列表</h3><ol>
<li><em>无序列表</em>: <code>*、+、-</code></li>
<li><em>有序列表</em>: 数字. </li>
</ol>
<h3 id="图片与链接"><a href="#图片与链接" class="headerlink" title="图片与链接"></a>图片与链接</h3><ul>
<li>图片：<code>![]()</code></li>
<li>链接：<code>[]()</code></li>
</ul>
<h3 id="代码"><a href="#代码" class="headerlink" title="代码"></a>代码</h3><p><code>int n = 0;</code><br>代码框：用 <code>扩起来  
代码块：上下加三个</code></p>
<h3 id="表格"><a href="#表格" class="headerlink" title="表格"></a>表格</h3><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">| Table1 | Table2 | Table3 |</span><br><span class="line">| ------ | ------ | ------ |</span><br><span class="line">| 1      | 2      | 3      |</span><br></pre></td></tr></table></figure>
<table>
<thead>
<tr>
<th>Table1</th>
<th>Table2</th>
<th>Table3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
</tbody>
</table>
<h3 id="换行"><a href="#换行" class="headerlink" title="换行"></a>换行</h3><p>末尾敲两个空格再回车</p>
<h3 id="分割线"><a href="#分割线" class="headerlink" title="分割线"></a>分割线</h3><p>三个<code>*</code>号</p>
<hr>
<h2 id="数学公式-Latex-语法"><a href="#数学公式-Latex-语法" class="headerlink" title="数学公式 Latex 语法"></a>数学公式 Latex 语法</h2><ul>
<li>行内公式：单美元符号包围$ $</li>
<li>块公式：双美元符号包围$$ $$</li>
</ul>
<h3 id="上下标"><a href="#上下标" class="headerlink" title="上下标"></a>上下标</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$y^2$</td>
<td>y^2</td>
</tr>
<tr>
<td>$x_2$</td>
<td>x_2</td>
</tr>
</tbody>
</table>
<h3 id="分数"><a href="#分数" class="headerlink" title="分数"></a>分数</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\frac{x}{y}$</td>
<td>\frac{x}{y}</td>
</tr>
</tbody>
</table>
<h3 id="开根号"><a href="#开根号" class="headerlink" title="开根号"></a>开根号</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\sqrt{x}$</td>
<td>\sqrt{x}</td>
</tr>
<tr>
<td>$\sqrt[n]{x}$</td>
<td>\sqrt[n]{x}</td>
</tr>
</tbody>
</table>
<h3 id="矢量"><a href="#矢量" class="headerlink" title="矢量"></a>矢量</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\vec{a}$</td>
<td>\vec{a}</td>
</tr>
</tbody>
</table>
<h3 id="积分"><a href="#积分" class="headerlink" title="积分"></a>积分</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\int^2_3{\rm d}x$</td>
<td>\int^2_3{\rm d}x</td>
</tr>
</tbody>
</table>
<h3 id="极限"><a href="#极限" class="headerlink" title="极限"></a>极限</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\lim_{n\rightarrow\infty}$</td>
<td>lim_{n\rightarrow\infty}</td>
</tr>
</tbody>
</table>
<h3 id="累加、累乘"><a href="#累加、累乘" class="headerlink" title="累加、累乘"></a>累加、累乘</h3><table>
<thead>
<tr>
<th>公式</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\sum$</td>
<td>\sum</td>
</tr>
<tr>
<td>$\prod$</td>
<td>\prod</td>
</tr>
</tbody>
</table>
<h3 id="希腊字母"><a href="#希腊字母" class="headerlink" title="希腊字母"></a>希腊字母</h3><table>
<thead>
<tr>
<th>大写</th>
<th>markdown</th>
<th>小写</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$</td>
<td>A</td>
<td>$\alpha$</td>
<td>\alpha</td>
</tr>
<tr>
<td>$B$</td>
<td>B</td>
<td>$\beta$</td>
<td>\beta</td>
</tr>
<tr>
<td>$\Gamma$</td>
<td>\Gamma</td>
<td>$\gamma$</td>
<td>\gamma</td>
</tr>
<tr>
<td>$\Delta$</td>
<td>\Delta</td>
<td>$\delta$</td>
<td>\delta</td>
</tr>
<tr>
<td>待续未完</td>
</tr>
</tbody>
</table>
<h3 id="关系运算符"><a href="#关系运算符" class="headerlink" title="关系运算符"></a>关系运算符</h3><table>
<thead>
<tr>
<th>运算符</th>
<th>markdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\pm$</td>
<td>\pm</td>
</tr>
<tr>
<td>$\times$</td>
<td>\times</td>
</tr>
<tr>
<td>$\div$</td>
<td>\div</td>
</tr>
<tr>
<td>$\neq$</td>
<td>\neq</td>
</tr>
<tr>
<td>$\leq$</td>
<td>\leq</td>
</tr>
<tr>
<td>$\geq$</td>
<td>\geq</td>
</tr>
</tbody>
</table>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
      

  

  
  
  

  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://tao.github.io/2018/01/16/hello-world/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="李一涛">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/uploads/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="涛的世界线">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
                
                <a class="post-title-link" href="/2018/01/16/hello-world/" itemprop="url">Hello World</a></h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-01-16T15:20:22+08:00">2018-01-16</time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <p>Welcome to <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a>! This is your very first post. Check <a href="https://hexo.io/docs/" target="_blank" rel="noopener">documentation</a> for more info. If you get any problems when using Hexo, you can find the answer in <a href="https://hexo.io/docs/troubleshooting.html" target="_blank" rel="noopener">troubleshooting</a> or you can ask me on <a href="https://github.com/hexojs/hexo/issues" target="_blank" rel="noopener">GitHub</a>.</p>
<h2 id="Quick-Start"><a href="#Quick-Start" class="headerlink" title="Quick Start"></a>Quick Start</h2><h3 id="Create-a-new-post"><a href="#Create-a-new-post" class="headerlink" title="Create a new post"></a>Create a new post</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo new <span class="string">"My New Post"</span></span><br></pre></td></tr></table></figure>
<p>More info: <a href="https://hexo.io/docs/writing.html" target="_blank" rel="noopener">Writing</a></p>
<h3 id="Run-server"><a href="#Run-server" class="headerlink" title="Run server"></a>Run server</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo server</span><br></pre></td></tr></table></figure>
<p>More info: <a href="https://hexo.io/docs/server.html" target="_blank" rel="noopener">Server</a></p>
<h3 id="Generate-static-files"><a href="#Generate-static-files" class="headerlink" title="Generate static files"></a>Generate static files</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo generate</span><br></pre></td></tr></table></figure>
<p>More info: <a href="https://hexo.io/docs/generating.html" target="_blank" rel="noopener">Generating</a></p>
<h3 id="Deploy-to-remote-sites"><a href="#Deploy-to-remote-sites" class="headerlink" title="Deploy to remote sites"></a>Deploy to remote sites</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo deploy</span><br></pre></td></tr></table></figure>
<p>More info: <a href="https://hexo.io/docs/deployment.html" target="_blank" rel="noopener">Deployment</a></p>

          
        
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </div>
  
  
  
  </article>


    
  </section>

  


          </div>
          

        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      

      <section class="site-overview-wrap sidebar-panel sidebar-panel-active">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <img class="site-author-image" itemprop="image"
                src="/uploads/avatar.png"
                alt="李一涛" />
            
              <p class="site-author-name" itemprop="name">李一涛</p>
              <p class="site-description motion-element" itemprop="description">主要做学习笔记，也记录一些想法</p>
          </div>

          
            <nav class="site-state motion-element">
              
                <div class="site-state-item site-state-posts">
                
                  <a href="/archives/">
                
                    <span class="site-state-item-count">8</span>
                    <span class="site-state-item-name">日志</span>
                  </a>
                </div>
              

              

              
                
                
                <div class="site-state-item site-state-tags">
                  <a href="/tags/index.html">
                    <span class="site-state-item-count">3</span>
                    <span class="site-state-item-name">标签</span>
                  </a>
                </div>
              
            </nav>
          

          

          

          
          

          
          

          

        </div>
      </section>

      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2018</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">李一涛</span>

  

  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/theme-next/hexo-theme-next">NexT.Pisces</a> v6.0.1</div>




        







        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>


























  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=6.0.1"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=6.0.1"></script>



  
  


  <script type="text/javascript" src="/js/src/affix.js?v=6.0.1"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=6.0.1"></script>



  

  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=6.0.1"></script>



  



	





  





  










  





  

  

  

  
  

  

  

  

</body>
</html>
