Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 02:19:20 2020
| Host         : DESKTOP-557APNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: seg7/segclk_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.666        0.000                      0                  429        0.169        0.000                      0                  429        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.666        0.000                      0                  429        0.169        0.000                      0                  429        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.502ns (47.028%)  route 2.818ns (52.972%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  clock1/clkc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    clock1/clkc_reg[24]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.394 r  clock1/clkc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.394    clock1/clkc_reg[28]_i_1_n_6
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433    14.774    clock1/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[29]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.062    15.061    clock1/clkc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.481ns (46.818%)  route 2.818ns (53.182%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  clock1/clkc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    clock1/clkc_reg[24]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.373 r  clock1/clkc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.373    clock1/clkc_reg[28]_i_1_n_4
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433    14.774    clock1/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[31]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.062    15.061    clock1/clkc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.407ns (46.065%)  route 2.818ns (53.935%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  clock1/clkc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    clock1/clkc_reg[24]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.299 r  clock1/clkc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.299    clock1/clkc_reg[28]_i_1_n_5
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433    14.774    clock1/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[30]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.062    15.061    clock1/clkc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.391ns (45.900%)  route 2.818ns (54.100%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  clock1/clkc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    clock1/clkc_reg[24]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.283 r  clock1/clkc_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.283    clock1/clkc_reg[28]_i_1_n_7
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433    14.774    clock1/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  clock1/clkc_reg[28]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.062    15.061    clock1/clkc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 2.388ns (45.868%)  route 2.818ns (54.132%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.280 r  clock1/clkc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.280    clock1/clkc_reg[24]_i_1_n_6
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.773    clock1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[25]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    15.060    clock1/clkc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 2.367ns (45.649%)  route 2.818ns (54.351%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.259 r  clock1/clkc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.259    clock1/clkc_reg[24]_i_1_n_4
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.773    clock1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[27]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    15.060    clock1/clkc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.293ns (44.862%)  route 2.818ns (55.138%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.185 r  clock1/clkc_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.185    clock1/clkc_reg[24]_i_1_n_5
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.773    clock1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[26]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    15.060    clock1/clkc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.277ns (44.689%)  route 2.818ns (55.311%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  clock1/clkc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    clock1/clkc_reg[20]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.169 r  clock1/clkc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.169    clock1/clkc_reg[24]_i_1_n_7
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.773    clock1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  clock1/clkc_reg[24]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    15.060    clock1/clkc_reg[24]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.274ns (44.657%)  route 2.818ns (55.343%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.166 r  clock1/clkc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.166    clock1/clkc_reg[20]_i_1_n_6
    SLICE_X41Y25         FDRE                                         r  clock1/clkc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.430    14.771    clock1/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  clock1/clkc_reg[21]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    clock1/clkc_reg[21]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 clock1/clkc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.253ns (44.427%)  route 2.818ns (55.573%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     5.074    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clock1/clkc_reg[1]/Q
                         net (fo=2, routed)           0.810     6.341    clock1/clkc_reg[1]
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.465 f  clock1/sec[5]_i_9/O
                         net (fo=1, routed)           0.731     7.196    clock1/sec[5]_i_9_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  clock1/sec[5]_i_5/O
                         net (fo=1, routed)           0.574     7.894    clock1/sec[5]_i_5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.018 r  clock1/sec[5]_i_3/O
                         net (fo=16, routed)          0.694     8.711    clock1/sec[5]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.835 r  clock1/clkc[0]_i_3/O
                         net (fo=1, routed)           0.000     8.835    clock1/clkc[0]_i_3_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.367 r  clock1/clkc_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.367    clock1/clkc_reg[0]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  clock1/clkc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    clock1/clkc_reg[4]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  clock1/clkc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    clock1/clkc_reg[8]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clock1/clkc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clock1/clkc_reg[12]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clock1/clkc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.832    clock1/clkc_reg[16]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.145 r  clock1/clkc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.145    clock1/clkc_reg[20]_i_1_n_4
    SLICE_X41Y25         FDRE                                         r  clock1/clkc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.430    14.771    clock1/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  clock1/clkc_reg[23]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    clock1/clkc_reg[23]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock1/sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.853%)  route 0.088ns (32.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clock1/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  clock1/sec_reg[5]/Q
                         net (fo=7, routed)           0.088     1.671    clock1/sec_reg_n_0_[5]
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.716 r  clock1/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.716    clock1/sec[2]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  clock1/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.828     1.955    clock1/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clock1/sec_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092     1.547    clock1/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clock1/hour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/hour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    clock1/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  clock1/hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clock1/hour_reg[0]/Q
                         net (fo=8, routed)           0.088     1.669    clock1/hour_reg_n_0_[0]
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.714 r  clock1/hour[5]_i_2/O
                         net (fo=1, routed)           0.000     1.714    clock1/hour[5]
    SLICE_X41Y32         FDRE                                         r  clock1/hour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    clock1/clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  clock1/hour_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091     1.544    clock1/hour_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clock1/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clock1/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clock1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock1/sec_reg[2]/Q
                         net (fo=7, routed)           0.104     1.687    clock1/sec_reg_n_0_[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  clock1/sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.732    clock1/sec[5]_i_2_n_0
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.828     1.955    clock1/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[5]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.547    clock1/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dbr/btn_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnRclr_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555     1.438    dbr/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  dbr/btn_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  dbr/btn_clr_reg/Q
                         net (fo=3, routed)           0.120     1.699    btnRclr
    SLICE_X40Y30         FDRE                                         r  btnRclr_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  btnRclr_prev_reg/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.066     1.504    btnRclr_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clock1/hour_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    clock1/clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  clock1/hour_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clock1/hour_reg[5]/Q
                         net (fo=5, routed)           0.132     1.713    clock1/hour_reg_n_0_[5]
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.758 r  clock1/hour[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    clock1/hour[4]
    SLICE_X40Y32         FDRE                                         r  clock1/hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    clock1/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  clock1/hour_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.092     1.545    clock1/hour_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbc/xnew_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/btn_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    dbc/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  dbc/xnew_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dbc/xnew_reg/Q
                         net (fo=2, routed)           0.147     1.728    dbc/xnew
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.773 r  dbc/btn_clr_i_1/O
                         net (fo=1, routed)           0.000     1.773    dbc/btn_clr_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  dbc/btn_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.950    dbc/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  dbc/btn_clr_reg/C
                         clock pessimism             -0.497     1.453    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.091     1.544    dbc/btn_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbu/xnew_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbu/btn_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.551     1.434    dbu/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  dbu/xnew_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  dbu/xnew_reg/Q
                         net (fo=2, routed)           0.149     1.724    dbu/xnew_reg_n_0
    SLICE_X43Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  dbu/btn_clr_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    dbu/btn_clr_i_1__0_n_0
    SLICE_X43Y27         FDRE                                         r  dbu/btn_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820     1.947    dbu/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  dbu/btn_clr_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.091     1.540    dbu/btn_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clock1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clock1/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clock1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock1/sec_reg[0]/Q
                         net (fo=9, routed)           0.153     1.737    clock1/sec_reg_n_0_[0]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  clock1/sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    clock1/sec[3]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.828     1.955    clock1/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     1.546    clock1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clock1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clock1/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clock1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock1/sec_reg[0]/Q
                         net (fo=9, routed)           0.154     1.738    clock1/sec_reg_n_0_[0]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  clock1/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    clock1/sec[4]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.828     1.955    clock1/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  clock1/sec_reg[4]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.547    clock1/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock1/clkc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/clkc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.437    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clock1/clkc_reg[0]/Q
                         net (fo=3, routed)           0.079     1.657    clock1/clkc_reg[0]
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.781 r  clock1/clkc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.781    clock1/clkc_reg[0]_i_2_n_6
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822     1.949    clock1/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clock1/clkc_reg[1]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clock1/clkc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   btnRclr_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y27   btnUclr_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y20   clock1/clkc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y22   clock1/clkc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y22   clock1/clkc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   clock1/clkc_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   clock1/clkc_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   clock1/clkc_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26   clock1/clkc_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   btnRclr_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y27   btnUclr_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   clock1/clkc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   clock1/clkc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   clock1/clkc_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y27   btnUclr_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   clock1/clkc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   clock1/clkc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   clock1/clkc_reg[27]/C



