DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "constants"
)
]
instances [
(Instance
name "i_i_sub_kh_seq"
duLibraryName "common"
duName "sub_4X4_seq"
elements [
]
mwi 0
uid 157,0
)
(Instance
name "i_res_ram_addra_reg1"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
mwi 0
uid 191,0
)
(Instance
name "i_i_kh_substractor_start_ff"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 218,0
)
(Instance
name "i_res_ram_addra_reg2"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
mwi 0
uid 245,0
)
(Instance
name "i_i_kh_substractor"
duLibraryName "COMMON"
duName "subs_4X4"
elements [
]
mwi 0
uid 272,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hdl"
)
(vvPair
variable "HDSDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast"
)
(vvPair
variable "d_logical"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast"
)
(vvPair
variable "date"
value "05/06/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "i_sub_kh_fast"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LANCHARES"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "correction"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/correction"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "i_sub_kh_fast"
)
(vvPair
variable "month"
value "jun"
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast\\struct.bd"
)
(vvPair
variable "p_logical"
value "K:\\fk_kinsey_06\\src\\design\\correction\\hds\\i_sub_kh_fast\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fk_kinsey_06"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:11:51"
)
(vvPair
variable "unit"
value "i_sub_kh_fast"
)
(vvPair
variable "user"
value "Juan Lanchares"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (PortIoOut
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 90
xt "-15000,4625,-13500,5375"
)
(Line
uid 112,0
sl 0
ro 90
xt "-13500,5000,-13000,5000"
pts [
"-13000,5000"
"-13500,5000"
]
)
]
)
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
font "arial,8,0"
)
xt "-21100,4500,-16000,5500"
st "i_addr : (3:0)"
ju 2
blo "-16000,5300"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "-15000,28625,-13500,29375"
)
(Line
uid 118,0
sl 0
ro 270
xt "-13500,29000,-13000,29000"
pts [
"-13500,29000"
"-13000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "-17300,28500,-16000,29500"
st "clk"
ju 2
blo "-16000,29300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-15000,16625,-13500,17375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-13500,17000,-13000,17000"
pts [
"-13500,17000"
"-13000,17000"
]
)
]
)
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-22300,16500,-16000,17500"
st "k_mult_h : (15:0)"
ju 2
blo "-16000,17300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "-15000,2625,-13500,3375"
)
(Line
uid 130,0
sl 0
ro 270
xt "-13500,3000,-13000,3000"
pts [
"-13500,3000"
"-13000,3000"
]
)
]
)
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "-19600,2500,-16000,3500"
st "i : (15:0)"
ju 2
blo "-16000,3300"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 270
xt "-15000,31625,-13500,32375"
)
(Line
uid 136,0
sl 0
ro 270
xt "-13500,32000,-13000,32000"
pts [
"-13500,32000"
"-13000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "-17300,31500,-16000,32500"
st "rst"
ju 2
blo "-16000,32300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 139,0
shape (CompositeShape
uid 140,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 141,0
sl 0
ro 90
xt "-15000,8625,-13500,9375"
)
(Line
uid 142,0
sl 0
ro 90
xt "-13500,9000,-13000,9000"
pts [
"-13000,9000"
"-13500,9000"
]
)
]
)
sf 1
tg (WTG
uid 143,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "-24200,8500,-16000,9500"
st "k_mult_h_addr : (3:0)"
ju 2
blo "-16000,9300"
tm "WireNameMgr"
)
)
)
*7 (GlobalConnector
uid 145,0
shape (Circle
uid 146,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-10000,28000,-8000,30000"
radius 1000
)
name (Text
uid 147,0
va (VaSet
font "arial,8,1"
)
xt "-9500,28500,-8500,29500"
st "G"
blo "-9500,29300"
)
)
*8 (GlobalConnector
uid 148,0
shape (Circle
uid 149,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-10000,31000,-8000,33000"
radius 1000
)
name (Text
uid 150,0
va (VaSet
font "arial,8,1"
)
xt "-9500,31500,-8500,32500"
st "G"
blo "-9500,32300"
)
)
*9 (PortIoIn
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "10000,-2375,11500,-1625"
)
(Line
uid 154,0
sl 0
ro 270
xt "11500,-2000,12000,-2000"
pts [
"11500,-2000"
"12000,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "3400,-2500,9000,-1500"
st "i_sub_kh_start"
ju 2
blo "9000,-1700"
tm "WireNameMgr"
)
)
)
*10 (SaComponent
uid 157,0
optionalChildren [
*11 (CptPort
uid 167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,10625,5000,11375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "6000,10500,7300,11500"
st "rst"
blo "6000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*12 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,11625,5000,12375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "6000,11500,7300,12500"
st "clk"
blo "6000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*13 (CptPort
uid 175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 176,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,7625,5000,8375"
)
tg (CPTG
uid 177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 178,0
va (VaSet
font "arial,8,0"
)
xt "6000,7500,13700,8500"
st "addr_matrix1 : (3:0)"
blo "6000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*14 (CptPort
uid 179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14625,5250,15375,6000"
)
tg (CPTG
uid 181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "14000,7000,15900,8000"
st "start"
ju 2
blo "15900,7800"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
)
)
)
*15 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,11625,19750,12375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
font "arial,8,0"
)
xt "15700,11500,18000,12500"
st "rd_en"
ju 2
blo "18000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
o 6
)
)
)
*16 (CptPort
uid 187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 188,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,8625,5000,9375"
)
tg (CPTG
uid 189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
font "arial,8,0"
)
xt "6000,8500,13700,9500"
st "addr_matrix2 : (3:0)"
blo "6000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 158,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,6000,19000,14000"
)
oxt "15000,18000,29000,26000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 160,0
va (VaSet
font "arial,8,1"
)
xt "5200,14000,8900,15000"
st "common"
blo "5200,14800"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 161,0
va (VaSet
font "arial,8,1"
)
xt "5200,15000,10800,16000"
st "sub_4X4_seq"
blo "5200,15800"
tm "CptNameMgr"
)
*19 (Text
uid 162,0
va (VaSet
font "arial,8,1"
)
xt "5200,16000,11600,17000"
st "i_i_sub_kh_seq"
blo "5200,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
font "Courier New,8,0"
)
xt "-10000,800,-10000,800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 166,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,12250,6750,13750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*20 (SaComponent
uid 191,0
optionalChildren [
*21 (CptPort
uid 201,0
optionalChildren [
*22 (FFT
pts [
"14750,36000"
"14000,36375"
"14000,35625"
]
uid 205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,35625,14750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,35625,14000,36375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
font "arial,8,0"
)
xt "15000,35500,16300,36500"
st "clk"
blo "15000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*23 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,30625,14000,31375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
font "arial,8,0"
)
xt "15000,30500,16400,31500"
st "din"
blo "15000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*24 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,30625,20750,31375"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "17200,30500,19000,31500"
st "dout"
ju 2
blo "19000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*25 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,34625,14000,35375"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "arial,8,0"
)
xt "15000,34500,16300,35500"
st "rst"
blo "15000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 192,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,30000,20000,38000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 193,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 194,0
va (VaSet
font "arial,8,1"
)
xt "13200,27000,16900,28000"
st "common"
blo "13200,27800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 195,0
va (VaSet
font "arial,8,1"
)
xt "13200,28000,14800,29000"
st "reg"
blo "13200,28800"
tm "CptNameMgr"
)
*28 (Text
uid 196,0
va (VaSet
font "arial,8,1"
)
xt "13200,29000,22400,30000"
st "i_res_ram_addra_reg1"
blo "13200,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 197,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 198,0
text (MLText
uid 199,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,38200,24000,39000"
st "g_vector_length = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 200,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,36250,15750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 218,0
optionalChildren [
*30 (CptPort
uid 228,0
optionalChildren [
*31 (FFT
pts [
"30750,8000"
"30000,8375"
"30000,7625"
]
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,7625,30750,8375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,7625,30000,8375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
font "arial,8,0"
)
xt "31000,7500,32300,8500"
st "clk"
blo "31000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*32 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,2625,30000,3375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "31000,2500,32400,3500"
st "din"
blo "31000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*33 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,2625,36750,3375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "33200,2500,35000,3500"
st "dout"
ju 2
blo "35000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*34 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,6625,30000,7375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
font "arial,8,0"
)
xt "31000,6500,32300,7500"
st "rst"
blo "31000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 219,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,2000,36000,10000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 220,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 221,0
va (VaSet
font "arial,8,1"
)
xt "30200,-1000,33900,0"
st "common"
blo "30200,-200"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 222,0
va (VaSet
font "arial,8,1"
)
xt "30200,0,31200,1000"
st "ff"
blo "30200,800"
tm "CptNameMgr"
)
*37 (Text
uid 223,0
va (VaSet
font "arial,8,1"
)
xt "30200,1000,41300,2000"
st "i_i_kh_substractor_start_ff"
blo "30200,1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 224,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 225,0
text (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,10600,28000,10600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 227,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,8250,31750,9750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*38 (SaComponent
uid 245,0
optionalChildren [
*39 (CptPort
uid 255,0
optionalChildren [
*40 (FFT
pts [
"31750,36000"
"31000,36375"
"31000,35625"
]
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,35625,31750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,35625,31000,36375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "32000,35500,33300,36500"
st "clk"
blo "32000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*41 (CptPort
uid 260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,30625,31000,31375"
)
tg (CPTG
uid 262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 263,0
va (VaSet
font "arial,8,0"
)
xt "32000,30500,33400,31500"
st "din"
blo "32000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*42 (CptPort
uid 264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,30625,37750,31375"
)
tg (CPTG
uid 266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 267,0
va (VaSet
font "arial,8,0"
)
xt "34200,30500,36000,31500"
st "dout"
ju 2
blo "36000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*43 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,34625,31000,35375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
font "arial,8,0"
)
xt "32000,34500,33300,35500"
st "rst"
blo "32000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 246,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,30000,37000,38000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 247,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 248,0
va (VaSet
font "arial,8,1"
)
xt "30200,27000,33900,28000"
st "common"
blo "30200,27800"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 249,0
va (VaSet
font "arial,8,1"
)
xt "30200,28000,31800,29000"
st "reg"
blo "30200,28800"
tm "CptNameMgr"
)
*46 (Text
uid 250,0
va (VaSet
font "arial,8,1"
)
xt "30200,29000,39400,30000"
st "i_res_ram_addra_reg2"
blo "30200,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 251,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 252,0
text (MLText
uid 253,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,38200,46000,39000"
st "g_vector_length = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 254,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,36250,32750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*47 (SaComponent
uid 272,0
optionalChildren [
*48 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,18625,31000,19375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
font "arial,8,0"
)
xt "32000,18500,33300,19500"
st "rst"
blo "32000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
*49 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,12250,40375,13000"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
font "arial,8,0"
)
xt "39000,14000,40900,15000"
st "start"
ju 2
blo "40900,14800"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
)
)
)
*50 (CptPort
uid 290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,15625,45750,16375"
)
tg (CPTG
uid 292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 293,0
va (VaSet
font "arial,8,0"
)
xt "39900,15500,44000,16500"
st "valid_data"
ju 2
blo "44000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid_data"
t "std_logic"
o 8
)
)
)
*51 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,12250,44375,13000"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
font "arial,8,0"
)
xt "43000,14000,45000,15000"
st "done"
blo "43000,14800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 6
)
)
)
*52 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,16625,31000,17375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
font "arial,8,0"
)
xt "32000,16500,34300,17500"
st "oper2"
blo "32000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "oper2"
t "t_data"
o 3
)
)
)
*53 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,19625,31000,20375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
font "arial,8,0"
)
xt "32000,19500,33300,20500"
st "clk"
blo "32000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*54 (CptPort
uid 306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,16625,45750,17375"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 309,0
va (VaSet
font "arial,8,0"
)
xt "42500,16500,44000,17500"
st "res"
ju 2
blo "44000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res"
t "t_data"
o 7
)
)
)
*55 (CptPort
uid 310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,13625,31000,14375"
)
tg (CPTG
uid 312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 313,0
va (VaSet
font "arial,8,0"
)
xt "32000,13500,34300,14500"
st "oper1"
blo "32000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "oper1"
t "t_data"
o 2
)
)
)
]
shape (Rectangle
uid 273,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,13000,45000,22000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 274,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 275,0
va (VaSet
font "arial,8,1"
)
xt "31200,22000,35400,23000"
st "COMMON"
blo "31200,22800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 276,0
va (VaSet
font "arial,8,1"
)
xt "31200,23000,35100,24000"
st "subs_4X4"
blo "31200,23800"
tm "CptNameMgr"
)
*58 (Text
uid 277,0
va (VaSet
font "arial,8,1"
)
xt "31200,24000,38800,25000"
st "i_i_kh_substractor"
blo "31200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 278,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 279,0
text (MLText
uid 280,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,19000,16000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 281,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,20250,32750,21750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*59 (PortIoOut
uid 314,0
shape (CompositeShape
uid 315,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 316,0
sl 0
ro 270
xt "56500,2625,58000,3375"
)
(Line
uid 317,0
sl 0
ro 270
xt "56000,3000,56500,3000"
pts [
"56000,3000"
"56500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 318,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319,0
va (VaSet
font "arial,8,0"
)
xt "59000,2500,64700,3500"
st "i_sub_kh_done"
blo "59000,3300"
tm "WireNameMgr"
)
)
)
*60 (PortIoOut
uid 320,0
shape (CompositeShape
uid 321,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 322,0
sl 0
ro 270
xt "56500,15625,58000,16375"
)
(Line
uid 323,0
sl 0
ro 270
xt "56000,16000,56500,16000"
pts [
"56000,16000"
"56500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 324,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 325,0
va (VaSet
font "arial,8,0"
)
xt "59000,15500,64400,16500"
st "i_sub_kh_wea"
blo "59000,16300"
tm "WireNameMgr"
)
)
)
*61 (PortIoOut
uid 326,0
shape (CompositeShape
uid 327,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 328,0
sl 0
ro 270
xt "56500,17625,58000,18375"
)
(Line
uid 329,0
sl 0
ro 270
xt "56000,18000,56500,18000"
pts [
"56000,18000"
"56500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 330,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
font "arial,8,0"
)
xt "59000,17500,65000,18500"
st "i_sub_kh_addra"
blo "59000,18300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 332,0
shape (CompositeShape
uid 333,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 334,0
sl 0
ro 270
xt "56500,16625,58000,17375"
)
(Line
uid 335,0
sl 0
ro 270
xt "56000,17000,56500,17000"
pts [
"56000,17000"
"56500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 336,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337,0
va (VaSet
font "arial,8,0"
)
xt "59000,16500,62300,17500"
st "i_sub_kh"
blo "59000,17300"
tm "WireNameMgr"
)
)
)
*63 (CommentText
uid 338,0
shape (Rectangle
uid 339,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "10000,40000,40000,42000"
)
oxt "0,0,15000,5000"
text (MLText
uid 340,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "10200,40200,38600,41200"
st "
Retardos para aprovechar las direcciones de lectura en la escritura de resultado
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 30000
)
)
*64 (CommentText
uid 341,0
shape (Rectangle
uid 342,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "33000,25000,43100,27000"
)
oxt "0,0,15000,5000"
text (MLText
uid 343,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "33200,25200,42900,26200"
st "
Restador de matrices 3x3
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10100
)
)
*65 (CommentText
uid 344,0
shape (Rectangle
uid 345,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "4000,17000,19000,20000"
)
oxt "0,0,15000,5000"
text (MLText
uid 346,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "4200,17200,17200,19200"
st "
Generador de direcciones para las matrices de la resta
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 15000
)
)
*66 (CommentText
uid 347,0
shape (Rectangle
uid 348,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "27000,-4000,44100,-1000"
)
oxt "0,0,15000,5000"
text (MLText
uid 349,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "27200,-3800,43900,-1800"
st "
Retardo para sincronizar la entrada de datos con el comienzo de la resta
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 17100
)
)
*67 (Grouping
uid 350,0
optionalChildren [
*68 (CommentText
uid 352,0
shape (Rectangle
uid 353,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,50000,42000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 354,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,50000,37600,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*69 (CommentText
uid 355,0
shape (Rectangle
uid 356,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,46000,46000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 357,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,46000,45200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*70 (CommentText
uid 358,0
shape (Rectangle
uid 359,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,48000,42000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 360,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,48000,35200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*71 (CommentText
uid 361,0
shape (Rectangle
uid 362,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,48000,25000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 363,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,48000,23300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*72 (CommentText
uid 364,0
shape (Rectangle
uid 365,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,47000,62000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 366,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,47200,58900,51200"
st "
Módulo que implementa la resta, la segunda operación de la ecuación de corrección de la covarianza:
I - K*H
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*73 (CommentText
uid 367,0
shape (Rectangle
uid 368,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,46000,62000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 369,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,46000,51100,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*74 (CommentText
uid 370,0
shape (Rectangle
uid 371,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,46000,42000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 372,0
va (VaSet
fg "32768,0,0"
)
xt "28950,46500,34050,47500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*75 (CommentText
uid 373,0
shape (Rectangle
uid 374,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,49000,25000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 375,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,49000,23300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*76 (CommentText
uid 376,0
shape (Rectangle
uid 377,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,50000,25000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 378,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,50000,23900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*77 (CommentText
uid 379,0
shape (Rectangle
uid 380,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,49000,42000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 381,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,49000,36600,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 351,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "21000,46000,62000,51000"
)
oxt "14000,66000,55000,71000"
)
*78 (Net
uid 504,0
decl (Decl
n "i_sub_kh_wea"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 505,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-10000,43000,-9200"
st "i_sub_kh_wea              : std_logic
"
)
)
*79 (Net
uid 506,0
decl (Decl
n "i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
declText (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-16400,53500,-15600"
st "i                         : std_logic_vector(15 downto 0)
"
)
)
*80 (Net
uid 508,0
decl (Decl
n "i_addr"
t "std_logic_vector"
b "(3 downto 0)"
o 3
suid 3,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-13200,53000,-12400"
st "i_addr                    : std_logic_vector(3 downto 0)
"
)
)
*81 (Net
uid 510,0
decl (Decl
n "rst"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 511,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-14000,43000,-13200"
st "rst                       : std_logic
"
)
)
*82 (Net
uid 512,0
decl (Decl
n "i_kh_substractor_start"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-7400,47000,-6600"
st "signal i_kh_substractor_start    : std_logic
"
)
)
*83 (Net
uid 514,0
decl (Decl
n "clk"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 515,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-17200,43000,-16400"
st "clk                       : std_logic
"
)
)
*84 (Net
uid 518,0
decl (Decl
n "i_sub_kh_done"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 519,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-10800,43000,-10000"
st "i_sub_kh_done             : std_logic
"
)
)
*85 (Net
uid 520,0
decl (Decl
n "i_sub_kh_start"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 521,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-15600,43000,-14800"
st "i_sub_kh_start            : std_logic
"
)
)
*86 (Net
uid 522,0
decl (Decl
n "k_mult_h_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-9200,53000,-8400"
st "k_mult_h_addr             : std_logic_vector(3 DOWNTO 0)
"
)
)
*87 (Net
uid 524,0
decl (Decl
n "k_mult_h"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Write enable"
o 11
suid 11,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-14800,61500,-14000"
st "k_mult_h                  : std_logic_vector(15 DOWNTO 0) -- Write enable
"
)
)
*88 (Net
uid 526,0
decl (Decl
n "i_kh_substractor_start_ff"
t "std_logic"
eolc "Data out"
o 12
suid 12,0
)
declText (MLText
uid 527,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-6600,53000,-5800"
st "signal i_kh_substractor_start_ff : std_logic -- Data out
"
)
)
*89 (Net
uid 528,0
decl (Decl
n "res_ram_addra_reg1"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 529,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-5800,56500,-5000"
st "signal res_ram_addra_reg1        : STD_LOGIC_VECTOR(3 DOWNTO 0)
"
)
)
*90 (Net
uid 530,0
decl (Decl
n "i_sub_kh_addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 531,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-11600,53000,-10800"
st "i_sub_kh_addra            : std_logic_vector(3 DOWNTO 0)
"
)
)
*91 (Net
uid 603,0
decl (Decl
n "i_sub_kh"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 15,0
)
declText (MLText
uid 604,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-12400,53500,-11600"
st "i_sub_kh                  : std_logic_vector(15 DOWNTO 0)
"
)
)
*92 (Wire
uid 382,0
optionalChildren [
*93 (BdJunction
uid 386,0
ps "OnConnectorStrategy"
shape (Circle
uid 387,0
va (VaSet
vasetType 1
)
xt "-6400,8600,-5600,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,9000,4250,9000"
pts [
"-13000,9000"
"4250,9000"
]
)
start &6
end &16
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 385,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-4000,8000,4200,9000"
st "k_mult_h_addr : (3:0)"
blo "-4000,8800"
tm "WireNameMgr"
)
)
on &86
)
*94 (Wire
uid 388,0
shape (OrthoPolyLine
uid 389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,9000,13250,31000"
pts [
"-6000,9000"
"-6000,31000"
"13250,31000"
]
)
start &93
end &23
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
font "arial,8,0"
)
xt "6250,30000,11850,31000"
st "k_mult_h_addr"
blo "6250,30800"
tm "WireNameMgr"
)
)
on &86
)
*95 (Wire
uid 392,0
shape (OrthoPolyLine
uid 393,0
va (VaSet
vasetType 3
)
xt "45750,16000,56000,16000"
pts [
"45750,16000"
"56000,16000"
]
)
start &50
end &60
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 395,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,15000,48400,16000"
st "i_sub_kh_wea"
blo "43000,15800"
tm "WireNameMgr"
)
)
on &78
)
*96 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,3000,30250,14000"
pts [
"-13000,3000"
"21000,3000"
"21000,14000"
"30250,14000"
]
)
start &4
end &55
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 399,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-13000,2000,-12400,3000"
st "i"
blo "-13000,2800"
tm "WireNameMgr"
)
)
on &79
)
*97 (Wire
uid 400,0
shape (OrthoPolyLine
uid 401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,5000,4250,8000"
pts [
"-13000,5000"
"0,5000"
"0,8000"
"4250,8000"
]
)
start &1
end &13
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-13000,4000,-10500,5000"
st "i_addr"
blo "-13000,4800"
tm "WireNameMgr"
)
)
on &80
)
*98 (Wire
uid 404,0
shape (OrthoPolyLine
uid 405,0
va (VaSet
vasetType 3
)
xt "-13000,32000,-10000,32000"
pts [
"-13000,32000"
"-10000,32000"
]
)
start &5
end &8
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 407,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-11000,31000,-9700,32000"
st "rst"
blo "-11000,31800"
tm "WireNameMgr"
)
)
on &81
)
*99 (Wire
uid 408,0
shape (OrthoPolyLine
uid 409,0
va (VaSet
vasetType 3
)
xt "19750,3000,29250,12000"
pts [
"19750,12000"
"25000,12000"
"25000,3000"
"29250,3000"
]
)
start &15
end &32
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 411,0
va (VaSet
font "arial,8,0"
)
xt "21000,2000,29600,3000"
st "i_kh_substractor_start"
blo "21000,2800"
tm "WireNameMgr"
)
)
on &82
)
*100 (Wire
uid 412,0
shape (OrthoPolyLine
uid 413,0
va (VaSet
vasetType 3
)
xt "-13000,29000,-10000,29000"
pts [
"-13000,29000"
"-10000,29000"
]
)
start &2
end &7
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 415,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-11000,28000,-9700,29000"
st "clk"
blo "-11000,28800"
tm "WireNameMgr"
)
)
on &83
)
*101 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,17000,56000,17000"
pts [
"45750,17000"
"56000,17000"
]
)
start &54
end &62
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
font "arial,8,0"
)
xt "47000,16000,53300,17000"
st "i_sub_kh : (15:0)"
blo "47000,16800"
tm "WireNameMgr"
)
)
on &91
)
*102 (Wire
uid 420,0
shape (OrthoPolyLine
uid 421,0
va (VaSet
vasetType 3
)
xt "1000,12000,4250,12000"
pts [
"1000,12000"
"4250,12000"
]
)
end &12
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 425,0
va (VaSet
font "arial,8,0"
)
xt "2000,11000,3300,12000"
st "clk"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &83
)
*103 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "1000,11000,4250,11000"
pts [
"1000,11000"
"4250,11000"
]
)
end &11
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 431,0
va (VaSet
font "arial,8,0"
)
xt "2000,10000,3300,11000"
st "rst"
blo "2000,10800"
tm "WireNameMgr"
)
)
on &81
)
*104 (Wire
uid 432,0
shape (OrthoPolyLine
uid 433,0
va (VaSet
vasetType 3
)
xt "44000,3000,56000,12250"
pts [
"44000,12250"
"44000,3000"
"56000,3000"
]
)
start &51
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 435,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,5550,44000,11250"
st "i_sub_kh_done"
blo "43800,11250"
tm "WireNameMgr"
)
)
on &84
)
*105 (Wire
uid 436,0
shape (OrthoPolyLine
uid 437,0
va (VaSet
vasetType 3
)
xt "12000,-2000,15000,5250"
pts [
"12000,-2000"
"15000,-2000"
"15000,5250"
]
)
start &9
end &14
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,4000,12600,5000"
st "i_sub_kh_start"
blo "7000,4800"
tm "WireNameMgr"
)
)
on &85
)
*106 (Wire
uid 440,0
shape (OrthoPolyLine
uid 441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,17000,30250,17000"
pts [
"-13000,17000"
"30250,17000"
]
)
start &3
end &52
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,16000,29300,17000"
st "k_mult_h : (15:0)"
blo "23000,16800"
tm "WireNameMgr"
)
)
on &87
)
*107 (Wire
uid 444,0
shape (OrthoPolyLine
uid 445,0
va (VaSet
vasetType 3
)
xt "36750,3000,40000,12250"
pts [
"36750,3000"
"40000,3000"
"40000,12250"
]
)
start &33
end &49
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 447,0
va (VaSet
font "arial,8,0"
)
xt "30000,11000,39400,12000"
st "i_kh_substractor_start_ff"
blo "30000,11800"
tm "WireNameMgr"
)
)
on &88
)
*108 (Wire
uid 448,0
shape (OrthoPolyLine
uid 449,0
va (VaSet
vasetType 3
)
xt "26000,7000,29250,7000"
pts [
"26000,7000"
"29250,7000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 453,0
va (VaSet
font "arial,8,0"
)
xt "27000,6000,28300,7000"
st "rst"
blo "27000,6800"
tm "WireNameMgr"
)
)
on &81
)
*109 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "26000,8000,29250,8000"
pts [
"26000,8000"
"29250,8000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 459,0
va (VaSet
font "arial,8,0"
)
xt "27000,7000,28300,8000"
st "clk"
blo "27000,7800"
tm "WireNameMgr"
)
)
on &83
)
*110 (Wire
uid 460,0
shape (OrthoPolyLine
uid 461,0
va (VaSet
vasetType 3
)
xt "27000,19000,30250,19000"
pts [
"27000,19000"
"30250,19000"
]
)
end &48
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
font "arial,8,0"
)
xt "28000,18000,29300,19000"
st "rst"
blo "28000,18800"
tm "WireNameMgr"
)
)
on &81
)
*111 (Wire
uid 466,0
shape (OrthoPolyLine
uid 467,0
va (VaSet
vasetType 3
)
xt "27000,20000,30250,20000"
pts [
"27000,20000"
"30250,20000"
]
)
end &53
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 471,0
va (VaSet
font "arial,8,0"
)
xt "28000,19000,29300,20000"
st "clk"
blo "28000,19800"
tm "WireNameMgr"
)
)
on &83
)
*112 (Wire
uid 472,0
shape (OrthoPolyLine
uid 473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,31000,30250,31000"
pts [
"20750,31000"
"30250,31000"
]
)
start &24
end &41
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 475,0
va (VaSet
font "arial,8,0"
)
xt "22000,30000,29900,31000"
st "res_ram_addra_reg1"
blo "22000,30800"
tm "WireNameMgr"
)
)
on &89
)
*113 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "10000,35000,13250,35000"
pts [
"10000,35000"
"13250,35000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "11000,34000,12300,35000"
st "rst"
blo "11000,34800"
tm "WireNameMgr"
)
)
on &81
)
*114 (Wire
uid 482,0
shape (OrthoPolyLine
uid 483,0
va (VaSet
vasetType 3
)
xt "10000,36000,13250,36000"
pts [
"10000,36000"
"13250,36000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 487,0
va (VaSet
font "arial,8,0"
)
xt "11000,35000,12300,36000"
st "clk"
blo "11000,35800"
tm "WireNameMgr"
)
)
on &83
)
*115 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,18000,56000,31000"
pts [
"37750,31000"
"48000,31000"
"48000,18000"
"56000,18000"
]
)
start &42
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
font "arial,8,0"
)
xt "39750,30000,45750,31000"
st "i_sub_kh_addra"
blo "39750,30800"
tm "WireNameMgr"
)
)
on &90
)
*116 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
)
xt "27000,36000,30250,36000"
pts [
"27000,36000"
"30250,36000"
]
)
end &39
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "28000,35000,29300,36000"
st "clk"
blo "28000,35800"
tm "WireNameMgr"
)
)
on &83
)
*117 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
)
xt "27000,35000,30250,35000"
pts [
"27000,35000"
"30250,35000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 503,0
va (VaSet
font "arial,8,0"
)
xt "28000,34000,29300,35000"
st "rst"
blo "28000,34800"
tm "WireNameMgr"
)
)
on &81
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *118 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,-17000,5400,-16000"
st "Package List"
blo "0,-16200"
)
*120 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,-16000,10900,-11000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
library common;
use common.constants.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*122 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*123 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*124 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*125 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*126 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*127 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,961,1039"
viewArea "21955,-15234,78396,52988"
cachedDiagramExtent "-24200,-19200,65000,51200"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-49000"
lastUid 606,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*144 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*146 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*148 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "21000,-19200,26400,-18200"
st "Declarations"
blo "21000,-18400"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "21000,-18200,23700,-17200"
st "Ports:"
blo "21000,-17400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,-19200,24800,-18200"
st "Pre User:"
blo "21000,-18400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "21000,-19200,21000,-19200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "21000,-8400,28100,-7400"
st "Diagram Signals:"
blo "21000,-7600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,-19200,25700,-18200"
st "Post User:"
blo "21000,-18400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "21000,-19200,21000,-19200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 15,0
usingSuid 1
emptyRow *149 (LEmptyRow
)
uid 54,0
optionalChildren [
*150 (RefLabelRowHdr
)
*151 (TitleRowHdr
)
*152 (FilterRowHdr
)
*153 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*154 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*155 (GroupColHdr
tm "GroupColHdrMgr"
)
*156 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*157 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*158 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*159 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*160 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*161 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*162 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_sub_kh_wea"
t "std_logic"
o 1
suid 1,0
)
)
uid 532,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
)
uid 534,0
)
*164 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_addr"
t "std_logic_vector"
b "(3 downto 0)"
o 3
suid 3,0
)
)
uid 536,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 4,0
)
)
uid 538,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i_kh_substractor_start"
t "std_logic"
o 5
suid 5,0
)
)
uid 540,0
)
*167 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 6
suid 6,0
)
)
uid 542,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_sub_kh_done"
t "std_logic"
o 8
suid 8,0
)
)
uid 546,0
)
*169 (LeafLogPort
port (LogicalPort
decl (Decl
n "i_sub_kh_start"
t "std_logic"
o 9
suid 9,0
)
)
uid 548,0
)
*170 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "k_mult_h_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 550,0
)
*171 (LeafLogPort
port (LogicalPort
decl (Decl
n "k_mult_h"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Write enable"
o 11
suid 11,0
)
)
uid 552,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i_kh_substractor_start_ff"
t "std_logic"
eolc "Data out"
o 12
suid 12,0
)
)
uid 554,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res_ram_addra_reg1"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 556,0
)
*174 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_sub_kh_addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 558,0
)
*175 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i_sub_kh"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 15,0
)
)
uid 605,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*176 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *177 (MRCItem
litem &149
pos 14
dimension 20
)
uid 69,0
optionalChildren [
*178 (MRCItem
litem &150
pos 0
dimension 20
uid 70,0
)
*179 (MRCItem
litem &151
pos 1
dimension 23
uid 71,0
)
*180 (MRCItem
litem &152
pos 2
hidden 1
dimension 20
uid 72,0
)
*181 (MRCItem
litem &162
pos 0
dimension 20
uid 533,0
)
*182 (MRCItem
litem &163
pos 1
dimension 20
uid 535,0
)
*183 (MRCItem
litem &164
pos 2
dimension 20
uid 537,0
)
*184 (MRCItem
litem &165
pos 3
dimension 20
uid 539,0
)
*185 (MRCItem
litem &166
pos 4
dimension 20
uid 541,0
)
*186 (MRCItem
litem &167
pos 5
dimension 20
uid 543,0
)
*187 (MRCItem
litem &168
pos 6
dimension 20
uid 547,0
)
*188 (MRCItem
litem &169
pos 7
dimension 20
uid 549,0
)
*189 (MRCItem
litem &170
pos 8
dimension 20
uid 551,0
)
*190 (MRCItem
litem &171
pos 9
dimension 20
uid 553,0
)
*191 (MRCItem
litem &172
pos 10
dimension 20
uid 555,0
)
*192 (MRCItem
litem &173
pos 11
dimension 20
uid 557,0
)
*193 (MRCItem
litem &174
pos 12
dimension 20
uid 559,0
)
*194 (MRCItem
litem &175
pos 13
dimension 20
uid 606,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*195 (MRCItem
litem &153
pos 0
dimension 20
uid 74,0
)
*196 (MRCItem
litem &155
pos 1
dimension 50
uid 75,0
)
*197 (MRCItem
litem &156
pos 2
dimension 100
uid 76,0
)
*198 (MRCItem
litem &157
pos 3
dimension 50
uid 77,0
)
*199 (MRCItem
litem &158
pos 4
dimension 100
uid 78,0
)
*200 (MRCItem
litem &159
pos 5
dimension 100
uid 79,0
)
*201 (MRCItem
litem &160
pos 6
dimension 50
uid 80,0
)
*202 (MRCItem
litem &161
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *203 (LEmptyRow
)
uid 83,0
optionalChildren [
*204 (RefLabelRowHdr
)
*205 (TitleRowHdr
)
*206 (FilterRowHdr
)
*207 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*208 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*209 (GroupColHdr
tm "GroupColHdrMgr"
)
*210 (NameColHdr
tm "GenericNameColHdrMgr"
)
*211 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*212 (InitColHdr
tm "GenericValueColHdrMgr"
)
*213 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*214 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*215 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *216 (MRCItem
litem &203
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*217 (MRCItem
litem &204
pos 0
dimension 20
uid 98,0
)
*218 (MRCItem
litem &205
pos 1
dimension 23
uid 99,0
)
*219 (MRCItem
litem &206
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*220 (MRCItem
litem &207
pos 0
dimension 20
uid 102,0
)
*221 (MRCItem
litem &209
pos 1
dimension 50
uid 103,0
)
*222 (MRCItem
litem &210
pos 2
dimension 100
uid 104,0
)
*223 (MRCItem
litem &211
pos 3
dimension 100
uid 105,0
)
*224 (MRCItem
litem &212
pos 4
dimension 50
uid 106,0
)
*225 (MRCItem
litem &213
pos 5
dimension 50
uid 107,0
)
*226 (MRCItem
litem &214
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
