#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 12 19:12:41 2023
# Process ID: 2460
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24508 C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc_uart\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.xpr
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_adr_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_dat_o] [get_bd_nets wb_uart_wrapper_0_wb_dat_o] [get_bd_nets i_uart_rx_0_1] [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_we_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_stb_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_cyc_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_uart_sel_o] [get_bd_nets wb_uart_wrapper_0_wb_ack_o] [get_bd_nets wb_uart_wrapper_0_o_uart_tx] [get_bd_cells wb_uart_wrapper_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_ports o_uart_tx]
set_property location {4 1321 -335} [get_bd_cells axi_uart16550_0]
set_property location {5 1529 -638} [get_bd_cells axi_uart16550_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins axi_uart16550_0/freeze] [get_bd_pins xlconstant_0/dout]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_uart16550_0/S_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_uart16550_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_uart16550_0/s_axi_aresetn]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_pins axi_uart16550_0/sin] [get_bd_pins axi_uart16550_0/rxrdyn]
undo
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sin]
endgroup
undo
connect_bd_net [get_bd_ports i_uart_rx] [get_bd_pins axi_uart16550_0/sin]
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sout]
endgroup
set_property name o_uart_tx [get_bd_ports sout_0]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs axi_uart16550_0/S_AXI/Reg] -force
set_property offset 0x80110000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_uart16550_0_Reg}]
validate_bd_design
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_uart16550_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_xbar_0_synth_1 swerv_soc_axi_uart16550_0_0_synth_1 -jobs 8
wait_on_run swerv_soc_xbar_0_synth_1
wait_on_run swerv_soc_axi_uart16550_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design -force
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc_uart/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design -force
save_bd_design
