
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /nfs/wsi/es/tools/xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/nfs/wsi/es/tools/xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ritterale' on host 'habanera.cs.uni-tuebingen.de' (Linux_x86_64 version 4.18.0-477.21.1.el8_8.x86_64) on Sat Jun 28 17:21:00 CEST 2025
INFO: [HLS 200-10] On os "AlmaLinux release 8.6 (Sky Tiger)"
INFO: [HLS 200-10] In directory '/home/ritterale/ex_DDaSoES_SS25/ex06/Programming_Task_1'
Sourcing Tcl script './hls/vconf.tcl'
INFO: [HLS 200-1510] Running: source ./hls/vconf.tcl
INFO: [HLS 200-1510] Running: open_project -reset vitis_hls 
INFO: [HLS 200-10] Creating and opening project '/home/ritterale/ex_DDaSoES_SS25/ex06/Programming_Task_1/hls/vitis_hls'.
INFO: [HLS 200-1510] Running: set_top crypt_message 
INFO: [HLS 200-1510] Running: add_files ../cbc.cpp 
INFO: [HLS 200-10] Adding design file '../cbc.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/ritterale/ex_DDaSoES_SS25/ex06/Programming_Task_1/hls/vitis_hls/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50ns 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40089
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 754.590 MB.
INFO: [HLS 200-10] Analyzing design file '../cbc.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.28 seconds; current allocated memory: 756.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (../cbc.cpp:18:22) in function 'crypt_message' completely with a factor of 4 (../cbc.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'xor_chunk(ap_int<16>, ap_int<16>)' into 'crypt_message(bool, ap_int<64>, ap_int<16>)' (../cbc.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.5 seconds; current allocated memory: 757.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 758.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 761.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 785.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 785.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypt_message' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypt_message' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 785.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 785.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypt_message' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypt_message/encrypt_decrypt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypt_message/message' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypt_message/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypt_message' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypt_message'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 785.059 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 785.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for crypt_message.
INFO: [VLOG 209-307] Generating Verilog RTL for crypt_message.
INFO: [HLS 200-789] **** Estimated Fmax: 461.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.42 seconds. CPU system time: 1.09 seconds. Elapsed time: 14.74 seconds; current allocated memory: 30.469 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -display_name d37fa0eb34ee6115b71f12b7fe0b461f 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2044.184 ; gain = 116.055 ; free physical = 125 ; free virtual = 4950
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/wsi/es/tools/xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 17:22:01 2025...
INFO: [HLS 200-802] Generated output file vitis_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.06 seconds. CPU system time: 1.83 seconds. Elapsed time: 40.95 seconds; current allocated memory: 1.801 MB.
INFO: [HLS 200-112] Total CPU user time: 28.45 seconds. Total CPU system time: 3.68 seconds. Total elapsed time: 73.13 seconds; peak allocated memory: 786.859 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 28 17:22:12 2025...
INFO: [HLS UID] d37fa0eb34ee6115b71f12b7fe0b461f
