# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Fri Aug 03 15:01:58 2018 


#
# I/O constraints
#

set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io D_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io D_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io D_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io D_TXC -DIRECTION INPUT -pinname J18 -fixed no
set_io D_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io D_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io D_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io D_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io D_TXEN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_1 -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_11_M2F_SPI_FLASH_RSTn -DIRECTION OUTPUT -pinname G2 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_28_M2F -DIRECTION OUTPUT -pinname K1 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6 -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7 -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_88 -DIRECTION OUTPUT -pinname L3 -fixed no
set_io H_COL -DIRECTION OUTPUT -pinname B21 -fixed no
set_io H_MDC -DIRECTION INPUT -pinname H20 -fixed no
set_io H_MDIO -DIRECTION INOUT -pinname N1 -fixed no
set_io H_RXC -DIRECTION OUTPUT -pinname Y10 -fixed no
set_io H_RXER -DIRECTION OUTPUT -pinname R9 -fixed no
set_io H_TXC -DIRECTION OUTPUT -pinname J21 -fixed no
set_io H_TXD\[0\] -DIRECTION INPUT -pinname E21 -fixed no
set_io H_TXD\[1\] -DIRECTION INPUT -pinname F19 -fixed no
set_io H_TXD\[2\] -DIRECTION INPUT -pinname J17 -fixed no
set_io H_TXD\[3\] -DIRECTION INPUT -pinname J20 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io LED_BLUE_F3 -DIRECTION OUTPUT -pinname F3 -fixed no
set_io LED_GREEN_G1 -DIRECTION OUTPUT -pinname G1 -fixed no
set_io LED_RED_F2 -DIRECTION OUTPUT -pinname F2 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname T3 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io RTC_MATCH -DIRECTION OUTPUT -pinname G4 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DO_M2F -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_SS0 -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_FLASH_IO2 -DIRECTION OUTPUT -pinname U4 -fixed no
set_io SPI_FLASH_IO3 -DIRECTION OUTPUT -pinname H21 -fixed no
set_io nRESET_OUT -DIRECTION OUTPUT -pinname Y1 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[4\] -fixed no 451 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[12\] -fixed no 95 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[6\] -fixed no 595 61
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 481 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1 -fixed no 378 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 427 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2 -fixed no 530 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed no 391 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed no 563 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed no 381 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[3\] -fixed no 825 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[2\] -fixed no 577 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_tr3_0_a2_0_a2 -fixed no 469 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed no 492 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed no 562 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed no 398 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[11\] -fixed no 560 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2 -fixed no 499 105
set_location CommsFPGA_top_0/q\[10\] -fixed no 574 139
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 843 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[10\] -fixed no 439 148
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_1 -fixed no 858 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[3\] -fixed no 457 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed no 498 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[2\] -fixed no 474 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[14\] -fixed no 563 61
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 471 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[3\] -fixed no 550 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2 -fixed no 455 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[5\] -fixed no 423 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed no 399 115
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_1 -fixed no 622 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_16 -fixed no 269 33
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 810 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 410 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_1 -fixed no 562 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[15\] -fixed no 579 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2 -fixed no 493 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[16\] -fixed no 84 117
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[12\] -fixed no 423 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[5\] -fixed no 830 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0 -fixed no 551 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[18\] -fixed no 357 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed no 452 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_8 -fixed no 518 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1 -fixed no 452 162
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed no 508 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[9\] -fixed no 595 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0_RNIQMLO3 -fixed no 465 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed no 394 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[0\] -fixed no 66 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 556 154
set_location ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed no 431 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[3\] -fixed no 426 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[14\] -fixed no 589 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[7\] -fixed no 598 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[6\] -fixed no 834 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed no 411 130
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 805 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[14\] -fixed no 287 33
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[0\] -fixed no 466 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[12\] -fixed no 607 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0_RNIIVUK2 -fixed no 438 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed no 428 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[2\] -fixed no 61 114
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 863 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[12\] -fixed no 340 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed no 473 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed no 475 166
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed no 425 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[4\] -fixed no 614 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed no 562 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[26\] -fixed no 379 145
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed no 434 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[1\] -fixed no 440 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed no 390 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0 -fixed no 446 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1 -fixed no 457 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed no 398 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[7\] -fixed no 605 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1 -fixed no 439 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed no 336 148
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 871 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_o2 -fixed no 646 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[0\] -fixed no 568 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed no 450 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[11\] -fixed no 587 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[2\] -fixed no 645 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed no 373 124
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 872 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 865 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[17\] -fixed no 281 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1 -fixed no 501 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[4\] -fixed no 845 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[18\] -fixed no 279 34
set_location ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed no 527 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed no 420 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed no 503 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 836 148
set_location CommsFPGA_top_0/q\[14\] -fixed no 578 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_2\[0\] -fixed no 436 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_10 -fixed no 497 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2_0 -fixed no 860 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1_1 -fixed no 433 162
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[21\] -fixed no 402 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_10 -fixed no 559 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[10\] -fixed no 604 54
set_location CommsFPGA_top_0/q\[1\] -fixed no 565 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[12\] -fixed no 608 54
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed no 424 124
set_location CommsFPGA_top_0/RESET_i_0 -fixed no 811 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[0\] -fixed no 476 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0 -fixed no 422 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2 -fixed no 483 129
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 857 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[2\] -fixed no 582 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0 -fixed no 533 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_313 -fixed no 592 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs13_0_a2 -fixed no 408 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[1\] -fixed no 543 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 470 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[1\] -fixed no 441 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed no 502 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 441 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1 -fixed no 475 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[7\] -fixed no 600 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0_RNI2LKD2 -fixed no 499 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 839 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed no 402 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0 -fixed no 518 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[7\] -fixed no 354 147
set_location CommsFPGA_top_0/q\[4\] -fixed no 568 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 835 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed no 426 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[10\] -fixed no 603 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[0\] -fixed no 503 114
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 860 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed no 411 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[82\] -fixed no 407 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[23\] -fixed no 88 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed no 498 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[4\] -fixed no 69 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[8\] -fixed no 609 49
set_location ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed no 530 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed no 506 187
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[15\] -fixed no 583 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[3\] -fixed no 570 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed no 490 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 573 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0_RNI6DU73 -fixed no 522 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_22_0 -fixed no 634 60
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[3\] -fixed no 448 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed no 281 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed no 441 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11 -fixed no 598 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 481 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_10 -fixed no 477 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0_RNI5D6T2 -fixed no 529 126
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 802 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0 -fixed no 448 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[1\] -fixed no 391 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[4\] -fixed no 638 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[15\] -fixed no 91 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0_RNIE0AI2 -fixed no 494 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[14\] -fixed no 588 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed no 431 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed no 554 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed no 389 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0_0 -fixed no 547 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[15\] -fixed no 401 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[3\] -fixed no 576 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[4\] -fixed no 575 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 850 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1 -fixed no 434 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_11 -fixed no 577 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0_RNIMO2I2 -fixed no 502 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable_325 -fixed no 635 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse -fixed no 549 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 423 115
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed no 409 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO -fixed no 557 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed no 403 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[5\] -fixed no 647 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout4 -fixed no 433 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[13\] -fixed no 437 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[6\] -fixed no 458 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[2\] -fixed no 822 147
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 872 169
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed no 551 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[7\] -fixed no 487 121
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 828 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed no 468 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[21\] -fixed no 368 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o -fixed no 519 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 449 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1 -fixed no 474 126
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 872 168
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed no 412 141
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 875 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[14\] -fixed no 567 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[13\] -fixed no 594 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1 -fixed no 537 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[1\] -fixed no 541 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1_1 -fixed no 421 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[10\] -fixed no 544 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0 -fixed no 435 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_8 -fixed no 414 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed no 550 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[2\] -fixed no 555 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed no 561 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[18\] -fixed no 419 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed no 426 124
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 865 181
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed no 432 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[0\] -fixed no 393 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[15\] -fixed no 475 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1 -fixed no 450 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[5\] -fixed no 491 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[8\] -fixed no 440 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[7\] -fixed no 601 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0 -fixed no 492 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed no 392 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed no 420 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed no 521 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns -fixed no 89 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[23\] -fixed no 88 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed no 447 130
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 808 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0 -fixed no 477 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed no 474 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 435 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[233\] -fixed no 481 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0 -fixed no 382 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_RNO\[0\] -fixed no 563 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNI93FE\[5\] -fixed no 528 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[7\] -fixed no 620 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed no 278 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7_4 -fixed no 555 150
set_location CommsFPGA_top_0/idle_line_s\[1\] -fixed no 508 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 540 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 570 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[9\] -fixed no 391 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed no 396 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[7\] -fixed no 254 37
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[29\] -fixed no 423 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed no 365 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_8 -fixed no 448 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[0\] -fixed no 826 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0 -fixed no 535 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed no 549 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1 -fixed no 485 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[0\] -fixed no 617 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed no 374 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 836 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 447 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/i_Jabber_detect -fixed no 269 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un18_irx_center_sample_0_a2 -fixed no 455 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1 -fixed no 373 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2_1\[0\] -fixed no 621 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[11\] -fixed no 585 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[4\] -fixed no 644 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1 -fixed no 399 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[14\] -fixed no 474 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[1\] -fixed no 554 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[10\] -fixed no 589 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[15\] -fixed no 575 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2 -fixed no 522 129
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[5\] -fixed no 465 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed no 419 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed no 467 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[14\] -fixed no 430 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed no 437 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg_RNION9F -fixed no 511 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[20\] -fixed no 93 118
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 809 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[6\] -fixed no 438 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[15\] -fixed no 270 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[78\] -fixed no 277 190
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 870 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[7\] -fixed no 559 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[5\] -fixed no 574 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req -fixed no 433 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0_RNI6B8V2 -fixed no 463 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_3 -fixed no 585 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[20\] -fixed no 360 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1 -fixed no 447 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[7\] -fixed no 599 49
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 869 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_nss_i\[0\] -fixed no 463 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[1\] -fixed no 820 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[13\] -fixed no 599 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[1\] -fixed no 528 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[76\] -fixed no 496 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[241\] -fixed no 494 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[7\] -fixed no 411 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_15 -fixed no 76 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed no 493 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[25\] -fixed no 376 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed no 463 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed no 406 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_16 -fixed no 73 114
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed no 419 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[9\] -fixed no 583 49
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 874 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1 -fixed no 344 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[4\] -fixed no 567 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed no 277 135
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 831 174
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[10\] -fixed no 418 120
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 844 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[5\] -fixed no 567 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0_RNISGG02 -fixed no 488 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[231\] -fixed no 482 127
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed no 445 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 480 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1 -fixed no 451 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed no 529 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed no 432 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 528 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[3\] -fixed no 618 54
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[15\] -fixed no 462 106
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 871 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed no 526 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[11\] -fixed no 602 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_9 -fixed no 499 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[1\] -fixed no 574 64
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[4\] -fixed no 822 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0 -fixed no 530 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[6\] -fixed no 552 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1_1 -fixed no 376 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed no 437 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[7\] -fixed no 411 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed no 498 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1 -fixed no 517 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 844 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed no 422 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 841 148
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 800 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed no 388 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 850 151
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[29\] -fixed no 397 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[10\] -fixed no 601 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[6\] -fixed no 343 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed no 434 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[2\] -fixed no 576 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_4\[2\] -fixed no 486 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed no 549 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1_1 -fixed no 416 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[3\] -fixed no 443 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[5\] -fixed no 406 144
set_location ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed no 498 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[1\] -fixed no 607 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_13 -fixed no 576 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[1\] -fixed no 554 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed no 439 130
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed no 437 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[5\] -fixed no 643 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed no 462 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed no 829 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 425 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed no 393 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[12\] -fixed no 575 67
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5\[1\] -fixed no 846 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 864 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[4\] -fixed no 355 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[2\] -fixed no 823 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[7\] -fixed no 593 64
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[13\] -fixed no 460 106
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0_2 -fixed no 432 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2 -fixed no 495 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed no 496 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 460 100
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 -fixed no 410 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[237\] -fixed no 517 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed no 502 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed no 553 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1_1 -fixed no 444 162
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[10\] -fixed no 383 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[7\] -fixed no 598 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[23\] -fixed no 369 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0_RNI420J3 -fixed no 468 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.iMII_MUX_control_en_1 -fixed no 819 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1 -fixed no 379 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[22\] -fixed no 87 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[7\] -fixed no 594 64
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed no 432 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 473 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0 -fixed no 554 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[25\] -fixed no 374 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[5\] -fixed no 587 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed no 441 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[4\] -fixed no 568 61
set_location CommsFPGA_top_0/long_reset_set -fixed no 817 148
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 868 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1 -fixed no 614 54
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[1\] -fixed no 448 106
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[1\] -fixed no 463 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed no 528 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0_RNI54FR1 -fixed no 379 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed no 276 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[5\] -fixed no 437 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed no 484 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4_1 -fixed no 616 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2 -fixed no 476 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[0\] -fixed no 583 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[9\] -fixed no 582 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed no 489 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[3\] -fixed no 599 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[6\] -fixed no 636 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed no 523 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed no 445 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[13\] -fixed no 445 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[16\] -fixed no 857 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed no 428 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[1\] -fixed no 566 61
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 498 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed no 470 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[5\] -fixed no 560 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 835 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed no 427 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 834 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[17\] -fixed no 417 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[7\] -fixed no 836 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr4 -fixed no 411 126
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed no 416 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[1\] -fixed no 534 147
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 859 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed no 392 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[12\] -fixed no 472 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[2\] -fixed no 821 150
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 840 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed no 413 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0 -fixed no 433 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1 -fixed no 532 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[5\] -fixed no 591 58
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 849 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1_1 -fixed no 532 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[4\] -fixed no 569 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_0 -fixed no 842 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNITMH9\[2\] -fixed no 542 117
set_location CommsFPGA_top_0/long_reset -fixed no 806 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed no 378 115
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 833 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr4 -fixed no 412 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[7\] -fixed no 510 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 484 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed no 380 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[0\] -fixed no 470 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI3KBM1\[1\] -fixed no 528 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1_1 -fixed no 444 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed no 534 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed no 464 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed no 380 121
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 855 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0 -fixed no 500 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[7\] -fixed no 408 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[0\] -fixed no 552 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[2\] -fixed no 468 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[1\] -fixed no 620 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_12 -fixed no 579 57
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 855 175
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed no 422 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed no 407 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0 -fixed no 381 114
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e_0 -fixed no 414 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[77\] -fixed no 451 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs -fixed no 808 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 837 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[11\] -fixed no 257 37
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 819 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0_RNI0FP52 -fixed no 495 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed no 276 136
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 865 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[1\] -fixed no 844 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 868 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[12\] -fixed no 399 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[10\] -fixed no 349 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[2\] -fixed no 519 147
set_location CommsFPGA_top_0/q\[16\] -fixed no 580 139
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 875 184
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 873 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed no 557 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed no 535 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_edge_detect -fixed no 730 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[8\] -fixed no 71 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed no 282 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[0\] -fixed no 535 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[14\] -fixed no 600 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO_0 -fixed no 561 150
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 848 177
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed no 538 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1_1 -fixed no 375 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[1\] -fixed no 558 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1 -fixed no 446 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[9\] -fixed no 68 114
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_0 -fixed no 423 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_8 -fixed no 493 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all -fixed no 469 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1 -fixed no 450 126
set_location CommsFPGA_top_0/q\[11\] -fixed no 575 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[5\] -fixed no 592 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[5\] -fixed no 588 67
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 870 168
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed no 426 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed no 529 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[7\] -fixed no 590 61
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 871 174
set_location ident_coreinst/IICE_INST/mdiclink_reg\[78\] -fixed no 484 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed no 408 135
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 871 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 847 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_1_1 -fixed no 610 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed no 528 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed no 459 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed no 391 112
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 856 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed no 530 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[11\] -fixed no 586 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 574 151
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 854 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[87\] -fixed no 404 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[0\] -fixed no 641 58
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 859 172
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 867 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_2_0 -fixed no 553 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0 -fixed no 482 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[81\] -fixed no 287 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[6\] -fixed no 833 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 456 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[79\] -fixed no 286 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNIOI8C\[5\] -fixed no 453 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 438 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed no 405 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[238\] -fixed no 518 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed no 421 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[10\] -fixed no 611 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[2\] -fixed no 593 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[9\] -fixed no 584 49
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 875 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed no 548 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed no 522 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 411 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[22\] -fixed no 422 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0 -fixed no 450 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed no 361 148
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 866 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed no 396 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 867 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 871 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0_RNIABFD3 -fixed no 432 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[0\] -fixed no 460 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 832 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa_1_0_a3 -fixed no 427 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1 -fixed no 446 159
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 832 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1 -fixed no 451 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed no 407 136
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_m1_e -fixed no 412 123
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 864 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed no 277 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[3\] -fixed no 575 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed no 498 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[2\] -fixed no 434 145
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 441 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 497 99
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed no 415 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed no 405 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed no 433 160
set_location ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed no 457 163
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[7\] -fixed no 454 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[10\] -fixed no 590 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed no 417 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[15\] -fixed no 592 61
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 407 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[4\] -fixed no 464 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIU83S\[0\] -fixed no 494 99
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10_RNI8GKP -fixed no 477 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0 -fixed no 560 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed no 377 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[8\] -fixed no 609 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed no 401 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[2\] -fixed no 466 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[7\] -fixed no 592 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[0\] -fixed no 622 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[2\] -fixed no 262 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1 -fixed no 398 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed no 400 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[15\] -fixed no 592 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[4\] -fixed no 490 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable -fixed no 453 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[6\] -fixed no 513 147
set_location CommsFPGA_top_0/q\[5\] -fixed no 569 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 566 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[85\] -fixed no 400 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[18\] -fixed no 279 33
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 852 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed no 560 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[0\] -fixed no 827 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[2\] -fixed no 449 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed no 385 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 457 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[0\] -fixed no 421 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[3\] -fixed no 576 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed no 383 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[0\] -fixed no 252 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1_r -fixed no 530 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed no 441 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 449 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1_RNIE8141 -fixed no 619 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[8\] -fixed no 600 61
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 845 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed no 473 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed no 546 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[14\] -fixed no 590 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[2\] -fixed no 526 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[4\] -fixed no 631 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed no 503 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed no 404 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed no 446 160
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 463 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1_1 -fixed no 501 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[11\] -fixed no 432 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed no 449 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[0\] -fixed no 571 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[19\] -fixed no 286 34
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[3\] -fixed no 583 64
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0 -fixed no 849 6
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT -fixed no 514 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1_1 -fixed no 532 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed no 559 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2 -fixed no 449 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed no 405 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[1\] -fixed no 388 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[0\] -fixed no 435 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed no 450 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i\[4\] -fixed no 517 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed no 404 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[2\] -fixed no 582 55
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 456 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2 -fixed no 485 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_11 -fixed no 447 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[223\] -fixed no 444 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed no 490 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0_RNIC2UT1 -fixed no 535 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[8\] -fixed no 605 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2 -fixed no 383 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[1\] -fixed no 601 48
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Jabber_detect_int_clr -fixed no 818 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 865 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed no 434 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[3\] -fixed no 539 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed no 517 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed no 519 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[10\] -fixed no 608 64
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 829 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed no 416 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed no 390 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[5\] -fixed no 546 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN10_i -fixed no 409 123
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 829 175
set_location CommsFPGA_top_0/q\[22\] -fixed no 586 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1 -fixed no 466 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_15_0 -fixed no 633 57
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 865 168
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_or\[15\] -fixed no 458 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2 -fixed no 456 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed no 437 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0 -fixed no 499 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1 -fixed no 499 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[2\] -fixed no 543 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed no 407 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed no 552 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[4\] -fixed no 565 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[5\] -fixed no 263 36
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 465 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0_o2 -fixed no 532 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 874 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_maskc -fixed no 459 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed no 401 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[9\] -fixed no 416 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2 -fixed no 443 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[11\] -fixed no 582 51
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[3\] -fixed no 429 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1 -fixed no 408 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 424 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed no 403 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.TX_Enable_7_0_i_o2 -fixed no 545 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed no 501 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[11\] -fixed no 580 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[12\] -fixed no 404 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[1\] -fixed no 845 144
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 873 181
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[24\] -fixed no 405 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2 -fixed no 445 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed no 448 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[12\] -fixed no 372 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly_RNO\[0\] -fixed no 648 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[10\] -fixed no 611 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[21\] -fixed no 282 34
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[2\] -fixed no 563 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[0\] -fixed no 586 67
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed no 413 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[1\] -fixed no 570 64
set_location ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed no 457 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[3\] -fixed no 506 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed no 396 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[5\] -fixed no 556 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[14\] -fixed no 593 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 444 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9_RNI9AE71 -fixed no 456 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[17\] -fixed no 358 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1 -fixed no 552 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 866 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_o2 -fixed no 624 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[7\] -fixed no 836 150
set_location CommsFPGA_top_0/q\[3\] -fixed no 567 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 485 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1_1 -fixed no 377 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[26\] -fixed no 377 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[6\] -fixed no 67 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 440 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 534 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[12\] -fixed no 95 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed no 415 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed no 424 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed no 400 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed no 464 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[11\] -fixed no 571 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 565 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 864 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed no 399 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts_RNO\[0\] -fixed no 536 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed no 478 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed no 414 112
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 803 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[0\] -fixed no 529 142
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 870 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[5\] -fixed no 429 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[12\] -fixed no 568 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[12\] -fixed no 390 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_8 -fixed no 586 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed no 421 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[1\] -fixed no 467 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 419 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_11 -fixed no 458 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2 -fixed no 455 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed no 517 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[10\] -fixed no 594 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[6\] -fixed no 256 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed no 430 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1_1 -fixed no 464 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed no 381 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 546 151
set_location CommsFPGA_top_0/q\[7\] -fixed no 571 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[13\] -fixed no 607 61
set_location ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed no 523 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[1\] -fixed no 87 114
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 861 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[8\] -fixed no 414 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed no 531 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[1\] -fixed no 463 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[14\] -fixed no 596 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[227\] -fixed no 451 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[74\] -fixed no 437 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[1\] -fixed no 438 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed no 422 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[0\] -fixed no 541 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[12\] -fixed no 396 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[4\] -fixed no 557 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 839 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1_1 -fixed no 483 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[4\] -fixed no 577 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2 -fixed no 442 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[0\] -fixed no 439 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[8\] -fixed no 606 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[15\] -fixed no 276 34
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[6\] -fixed no 835 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 488 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed no 480 124
set_location CFG0_GND_INST -fixed no 817 147
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 489 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[4\] -fixed no 845 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme -fixed no 402 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[5\] -fixed no 601 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_14 -fixed no 81 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 404 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[12\] -fixed no 585 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[12\] -fixed no 484 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1_1 -fixed no 555 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed no 440 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed no 501 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[1\] -fixed no 504 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed no 415 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[22\] -fixed no 407 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed no 402 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[8\] -fixed no 611 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 648 124
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed no 433 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[12\] -fixed no 582 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[9\] -fixed no 576 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[8\] -fixed no 600 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[0\] -fixed no 454 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[5\] -fixed no 568 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed no 404 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_MAC_MII_RX_DV_1\[0\] -fixed no 870 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0_RNIPUJT2 -fixed no 438 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed no 534 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed no 527 130
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 809 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1_1 -fixed no 428 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_1 -fixed no 531 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed no 495 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0 -fixed no 500 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed no 529 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[1\] -fixed no 602 55
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 409 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_1 -fixed no 464 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[14\] -fixed no 571 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1 -fixed no 418 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[0\] -fixed no 472 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 870 177
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 847 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[3\] -fixed no 436 144
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed no 417 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_o2\[2\] -fixed no 464 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 819 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0_RNI4UO03 -fixed no 493 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed no 452 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[0\] -fixed no 418 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed no 446 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 554 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed no 284 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[9\] -fixed no 597 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0 -fixed no 381 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 492 100
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[15\] -fixed no 415 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed no 440 160
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 873 184
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 872 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[2\] -fixed no 547 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 829 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1_1 -fixed no 461 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 453 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[4\] -fixed no 644 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0 -fixed no 437 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed no 403 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed no 447 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[3\] -fixed no 579 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2 -fixed no 491 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[21\] -fixed no 367 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[2\] -fixed no 561 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[0\] -fixed no 88 114
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 830 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed no 402 112
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 811 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIMCCQ\[0\] -fixed no 338 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[5\] -fixed no 574 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[8\] -fixed no 394 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1_1 -fixed no 436 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 550 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1_RNO -fixed no 337 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[3\] -fixed no 621 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[21\] -fixed no 363 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0_RNIKHFV2 -fixed no 531 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed no 388 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[3\] -fixed no 417 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1 -fixed no 423 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed no 431 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[0\] -fixed no 540 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[235\] -fixed no 486 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[5\] -fixed no 429 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[15\] -fixed no 439 115
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 875 169
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 457 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg -fixed no 575 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 461 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[3\] -fixed no 561 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[18\] -fixed no 350 145
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 495 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[1\] -fixed no 521 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed no 404 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 442 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 469 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed no 433 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 465 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed no 545 130
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 841 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0_RNIG31M2 -fixed no 373 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[1\] -fixed no 357 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed no 437 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed no 441 160
set_location ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed no 425 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 825 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[14\] -fixed no 438 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed no 280 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[4\] -fixed no 442 145
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 408 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[5\] -fixed no 553 148
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 441 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed no 447 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[0\] -fixed no 567 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1 -fixed no 460 165
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 805 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 868 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12\[0\] -fixed no 549 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[74\] -fixed no 492 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed no 413 112
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2_RNICVQ12 -fixed no 441 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 818 147
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 457 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[1\] -fixed no 575 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m21_1 -fixed no 597 57
set_location ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed no 449 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[9\] -fixed no 393 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed no 520 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[0\] -fixed no 66 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed no 417 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[10\] -fixed no 442 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[11\] -fixed no 582 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed no 451 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 549 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed no 528 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed no 547 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[3\] -fixed no 258 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[3\] -fixed no 506 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed no 389 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1 -fixed no 484 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[11\] -fixed no 471 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2 -fixed no 448 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed no 406 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[19\] -fixed no 349 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[0\] -fixed no 441 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_RNO\[0\] -fixed no 411 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[1\] -fixed no 607 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[5\] -fixed no 486 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 875 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0_RNINSQR3 -fixed no 503 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed no 405 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed no 461 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[9\] -fixed no 594 67
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 842 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed no 373 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed no 487 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 541 142
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed no 417 141
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 866 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[11\] -fixed no 65 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[10\] -fixed no 394 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[4\] -fixed no 570 52
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[7\] -fixed no 428 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 423 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 812 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2 -fixed no 405 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed no 466 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed no 431 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1_1 -fixed no 495 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[11\] -fixed no 572 67
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 432 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[76\] -fixed no 449 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[228\] -fixed no 450 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 553 154
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_ibScJX_ab_0_a2_0_0_0 -fixed no 425 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[0\] -fixed no 385 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed no 418 136
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_3 -fixed no 429 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[7\] -fixed no 393 145
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[23\] -fixed no 431 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed no 218 192
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 800 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed no 434 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed no 429 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed no 421 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[1\] -fixed no 546 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 541 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0 -fixed no 532 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[14\] -fixed no 564 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed no 556 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme3 -fixed no 409 126
set_location CommsFPGA_top_0/idle_line_s_r\[0\] -fixed no 511 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2 -fixed no 490 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[6\] -fixed no 636 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3 -fixed no 554 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed no 284 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2 -fixed no 425 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed no 501 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed no 429 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1 -fixed no 426 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[6\] -fixed no 410 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2_0 -fixed no 619 57
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 802 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed no 533 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[6\] -fixed no 540 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 437 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_6 -fixed no 583 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0_RNI4QPC3 -fixed no 455 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0_RNIMOIL3 -fixed no 454 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed no 457 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[3\] -fixed no 554 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[7\] -fixed no 254 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[0\] -fixed no 420 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 421 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed no 496 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3 -fixed no 540 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/un1_tx_enable -fixed no 460 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1_1 -fixed no 450 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed no 452 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[5\] -fixed no 556 115
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 873 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed no 537 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_9 -fixed no 465 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[4\] -fixed no 355 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 864 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[8\] -fixed no 71 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[2\] -fixed no 526 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed no 402 126
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 869 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[23\] -fixed no 366 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[2\] -fixed no 386 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0 -fixed no 450 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[18\] -fixed no 85 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[79\] -fixed no 286 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[3\] -fixed no 850 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed no 438 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[5\] -fixed no 587 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed no 449 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[2\] -fixed no 431 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[9\] -fixed no 541 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[0\] -fixed no 502 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed no 487 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed no 404 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2 -fixed no 487 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1_1 -fixed no 501 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[4\] -fixed no 427 120
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed no 442 124
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 874 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1_1 -fixed no 446 123
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 868 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[1\] -fixed no 534 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed no 282 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[1\] -fixed no 554 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1 -fixed no 548 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed no 403 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed no 448 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[0\] -fixed no 794 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[3\] -fixed no 646 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed no 434 163
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 457 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[81\] -fixed no 287 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed no 540 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 832 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o -fixed no 498 126
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed no 435 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[0\] -fixed no 446 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[3\] -fixed no 436 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2 -fixed no 875 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2 -fixed no 434 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[9\] -fixed no 592 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_0 -fixed no 545 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed no 830 147
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1_1 -fixed no 429 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW7 -fixed no 432 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0 -fixed no 481 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed no 443 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 539 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed no 499 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[8\] -fixed no 602 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[11\] -fixed no 425 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[13\] -fixed no 278 34
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 873 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2 -fixed no 464 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_12 -fixed no 463 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed no 497 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[4\] -fixed no 69 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 486 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed no 403 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in_0_sqmuxa_0_a2 -fixed no 627 60
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\] -fixed no 437 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[6\] -fixed no 566 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1 -fixed no 437 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed no 284 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[0\] -fixed no 551 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed no 558 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[0\] -fixed no 252 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1_1 -fixed no 462 165
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 833 175
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 842 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1 -fixed no 482 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[3\] -fixed no 63 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_0 -fixed no 345 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed no 440 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1 -fixed no 447 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed no 475 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 447 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed no 563 121
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC -fixed no 440 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2 -fixed no 432 159
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed no 418 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[9\] -fixed no 456 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[7\] -fixed no 586 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[10\] -fixed no 482 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[10\] -fixed no 436 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2 -fixed no 620 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed no 381 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed no 495 136
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[6\] -fixed no 453 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1_1 -fixed no 498 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[11\] -fixed no 65 114
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 873 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[3\] -fixed no 584 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0_RNI10VF3 -fixed no 434 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5_2 -fixed no 561 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11_0 -fixed no 589 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[22\] -fixed no 363 148
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed no 446 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed no 380 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[3\] -fixed no 646 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed no 506 186
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[0\] -fixed no 589 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0_RNIBEGH2 -fixed no 459 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed no 557 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[5\] -fixed no 569 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed no 449 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[8\] -fixed no 408 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[18\] -fixed no 354 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[11\] -fixed no 573 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 443 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0_RNIIGOA2 -fixed no 542 123
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 851 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 865 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[11\] -fixed no 410 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[6\] -fixed no 567 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed no 557 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[3\] -fixed no 847 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1 -fixed no 445 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[2\] -fixed no 552 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[1\] -fixed no 422 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[2\] -fixed no 553 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[11\] -fixed no 569 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[5\] -fixed no 570 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0_RNI741T1 -fixed no 372 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0_RNI4K093 -fixed no 509 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[16\] -fixed no 284 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_9 -fixed no 537 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0 -fixed no 612 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[8\] -fixed no 259 36
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[1\] -fixed no 446 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed no 451 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[5\] -fixed no 514 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[23\] -fixed no 283 33
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed no 429 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[4\] -fixed no 550 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[6\] -fixed no 603 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed no 556 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0_RNIHTAA2 -fixed no 425 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed no 428 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0_RNI0VGV3 -fixed no 529 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[7\] -fixed no 597 54
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 409 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[8\] -fixed no 468 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 871 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_0 -fixed no 532 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1 -fixed no 541 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[15\] -fixed no 581 49
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 865 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 814 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[10\] -fixed no 409 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[13\] -fixed no 604 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[1\] -fixed no 498 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed no 428 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[2\] -fixed no 530 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1 -fixed no 420 147
set_location CommsFPGA_top_0/Phy_Mux_Inst/F_MDI -fixed no 807 177
set_location CommsFPGA_top_0/q\[17\] -fixed no 581 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[11\] -fixed no 435 115
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 811 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[2\] -fixed no 823 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[23\] -fixed no 362 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1_1 -fixed no 421 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[8\] -fixed no 596 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[6\] -fixed no 562 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[2\] -fixed no 553 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed no 403 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[11\] -fixed no 578 51
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[3\] -fixed no 450 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[0\] -fixed no 815 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed no 532 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed no 559 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed no 535 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[10\] -fixed no 442 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0_RNINN1F2 -fixed no 497 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[2\] -fixed no 262 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_8 -fixed no 274 33
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 566 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0_RNIJUTH2 -fixed no 439 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[1\] -fixed no 357 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[8\] -fixed no 552 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 823 151
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 862 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0_RNI313L3 -fixed no 528 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0 -fixed no 493 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[77\] -fixed no 283 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[3\] -fixed no 560 61
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i -fixed no 864 171
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 467 100
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 868 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 530 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[11\] -fixed no 577 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[9\] -fixed no 597 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[21\] -fixed no 282 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed no 452 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed no 427 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/full_r -fixed no 531 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed no 368 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0 -fixed no 468 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0_RNIOGBI2 -fixed no 415 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1_1 -fixed no 484 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1_1 -fixed no 555 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed no 438 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed no 448 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_o2 -fixed no 440 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[14\] -fixed no 580 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[15\] -fixed no 573 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a3 -fixed no 846 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 447 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 449 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_1 -fixed no 629 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed no 402 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[8\] -fixed no 611 55
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[24\] -fixed no 425 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0_RNIF0MR1 -fixed no 377 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNI57E04 -fixed no 469 111
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2 -fixed no 419 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1 -fixed no 482 129
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed no 423 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_8 -fixed no 491 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[13\] -fixed no 601 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1 -fixed no 530 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed no 537 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 530 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[3\] -fixed no 559 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[5\] -fixed no 392 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 486 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 874 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1_1 -fixed no 539 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed no 408 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed no 422 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 423 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed no 536 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed no 402 115
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 867 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed no 420 190
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 412 136
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 490 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed no 374 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 474 103
set_location ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed no 548 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_19 -fixed no 267 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed no 413 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0_RNI185M3 -fixed no 523 126
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed no 443 124
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed no 454 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2_0\[3\] -fixed no 496 114
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 869 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0_a2\[0\] -fixed no 423 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed no 376 121
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 831 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i\[5\] -fixed no 539 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[12\] -fixed no 602 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 840 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[10\] -fixed no 387 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1_1 -fixed no 472 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[2\] -fixed no 416 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[11\] -fixed no 560 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 540 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed no 561 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_9 -fixed no 455 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[8\] -fixed no 645 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed no 429 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[2\] -fixed no 645 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed no 424 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1_1 -fixed no 441 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0_RNIEO0B2 -fixed no 533 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed no 471 166
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[3\] -fixed no 460 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed no 455 163
set_location CommsFPGA_top_0/q\[12\] -fixed no 576 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[6\] -fixed no 835 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_10 -fixed no 433 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[225\] -fixed no 446 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[4\] -fixed no 415 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[9\] -fixed no 595 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1_1 -fixed no 533 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[79\] -fixed no 452 127
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0_RNI0PM32 -fixed no 412 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[3\] -fixed no 587 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed no 548 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 871 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 872 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 483 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1 -fixed no 434 159
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 867 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[14\] -fixed no 588 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[9\] -fixed no 68 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 432 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2 -fixed no 449 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[5\] -fixed no 830 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o -fixed no 501 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[13\] -fixed no 597 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[10\] -fixed no 409 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed no 419 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 558 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[2\] -fixed no 569 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[1\] -fixed no 556 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNI930J\[3\] -fixed no 516 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0_RNITJ243 -fixed no 454 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2 -fixed no 376 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_temp -fixed no 477 100
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/un1_b13_PLF_2grFt_FH911_i_a2 -fixed no 416 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[10\] -fixed no 470 118
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed no 440 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout -fixed no 489 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 528 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[0\] -fixed no 350 148
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X_0_a2 -fixed no 438 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2 -fixed no 531 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[10\] -fixed no 604 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0 -fixed no 449 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 868 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed no 392 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[5\] -fixed no 407 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed no 427 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[4\] -fixed no 414 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed no 426 189
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 874 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 864 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk3.b8_vABZ3qsY -fixed no 403 145
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 863 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNIVLVH\[4\] -fixed no 538 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[5\] -fixed no 396 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed no 446 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed no 447 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2 -fixed no 452 159
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb_0_sqmuxa -fixed no 422 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4 -fixed no 596 54
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 860 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_11 -fixed no 445 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2 -fixed no 557 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[4\] -fixed no 428 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed no 385 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[23\] -fixed no 283 34
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0\[3\] -fixed no 448 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2_0\[2\] -fixed no 480 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[1\] -fixed no 87 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[8\] -fixed no 432 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 532 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[2\] -fixed no 430 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed no 396 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2 -fixed no 496 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[9\] -fixed no 488 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[25\] -fixed no 374 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[7\] -fixed no 510 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un9_fifo_memre -fixed no 548 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed no 483 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg -fixed no 544 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[14\] -fixed no 431 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1 -fixed no 524 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1 -fixed no 387 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[15\] -fixed no 577 49
set_location ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed no 384 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[6\] -fixed no 564 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_a4_1\[0\] -fixed no 518 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1_1 -fixed no 525 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed no 424 190
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3 -fixed no 861 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[4\] -fixed no 545 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[19\] -fixed no 413 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[5\] -fixed no 866 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b13_oRB_MqCD2_EdR_0_ -fixed no 423 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed no 414 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[11\] -fixed no 337 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 528 150
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[10\] -fixed no 452 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_4 -fixed no 454 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[12\] -fixed no 603 58
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 439 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5\[5\] -fixed no 840 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[10\] -fixed no 599 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[12\] -fixed no 277 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed no 444 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[2\] -fixed no 574 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[11\] -fixed no 395 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_11 -fixed no 396 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[7\] -fixed no 598 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[1\] -fixed no 461 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[2\] -fixed no 556 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0 -fixed no 519 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed no 387 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed no 429 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed no 450 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[3\] -fixed no 563 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[2\] -fixed no 462 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed no 500 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m36 -fixed no 569 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[1\] -fixed no 828 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 869 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0 -fixed no 442 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed no 447 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0_RNIH5SO2 -fixed no 471 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNIJV7V\[3\] -fixed no 433 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 422 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 807 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[15\] -fixed no 572 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7_RNIRTPI -fixed no 576 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[3\] -fixed no 558 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed no 547 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[0\] -fixed no 88 115
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 855 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 816 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[5\] -fixed no 62 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNIMFMC1 -fixed no 443 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[4\] -fixed no 580 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10 -fixed no 450 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed no 437 138
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 871 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[13\] -fixed no 473 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed no 441 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed no 426 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 871 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_9 -fixed no 453 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[1\] -fixed no 621 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_1 -fixed no 556 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[7\] -fixed no 390 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2 -fixed no 473 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i_RNO\[4\] -fixed no 517 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[12\] -fixed no 444 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_RNO -fixed no 807 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[4\] -fixed no 569 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[0\] -fixed no 565 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[15\] -fixed no 405 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed no 431 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed no 527 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[7\] -fixed no 586 51
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 408 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 496 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed no 412 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[2\] -fixed no 630 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[1\] -fixed no 427 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1_1 -fixed no 449 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_20 -fixed no 84 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[1\] -fixed no 474 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0_RNIP6BD2 -fixed no 427 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[9\] -fixed no 435 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[6\] -fixed no 573 52
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 870 178
set_location ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed no 436 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[4\] -fixed no 577 54
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 473 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed no 494 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_a3 -fixed no 535 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[0\] -fixed no 553 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed no 499 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[2\] -fixed no 468 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[5\] -fixed no 452 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 452 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[7\] -fixed no 595 64
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 869 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i\[5\] -fixed no 460 115
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 864 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 829 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 830 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed no 443 154
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed no 436 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed no 499 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1 -fixed no 489 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 411 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 816 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[0\] -fixed no 535 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[2\] -fixed no 615 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[8\] -fixed no 606 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 549 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en4 -fixed no 437 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0_RNIR3HH2 -fixed no 423 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed no 412 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed no 399 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed no 471 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1_1 -fixed no 497 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed no 418 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed no 401 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[17\] -fixed no 86 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 461 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_2_0_a2 -fixed no 428 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un6_fifo_memre -fixed no 538 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 406 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[7\] -fixed no 559 115
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 845 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[4\] -fixed no 575 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[21\] -fixed no 90 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 416 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[19\] -fixed no 351 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed no 405 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed no 560 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed no 442 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed no 438 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_7 -fixed no 356 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[14\] -fixed no 584 52
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed no 425 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed no 555 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed no 369 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0 -fixed no 537 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[2\] -fixed no 546 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 844 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed no 458 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[11\] -fixed no 419 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[20\] -fixed no 360 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[22\] -fixed no 87 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 477 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0 -fixed no 451 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1_1 -fixed no 458 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[6\] -fixed no 426 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[2\] -fixed no 872 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed no 476 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 487 100
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 828 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i_a3 -fixed no 873 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0_RNI0TO92 -fixed no 500 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[0\] -fixed no 579 67
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m6 -fixed no 854 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed no 362 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed no 379 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[0\] -fixed no 563 148
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 866 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[1\] -fixed no 820 151
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed no 440 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 433 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2\[0\] -fixed no 454 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 662 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0 -fixed no 452 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[1\] -fixed no 494 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed no 450 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed no 495 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed no 423 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1 -fixed no 471 165
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[14\] -fixed no 461 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_8 -fixed no 74 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[20\] -fixed no 360 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en -fixed no 437 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed no 398 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed no 442 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 873 174
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 853 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0_RNIRM8U2 -fixed no 518 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[26\] -fixed no 400 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed no 443 163
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[10\] -fixed no 457 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[4\] -fixed no 565 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 445 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[15\] -fixed no 594 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1_1 -fixed no 451 126
set_location CommsFPGA_top_0/RESET -fixed no 807 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[28\] -fixed no 381 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 555 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[1\] -fixed no 603 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[1\] -fixed no 261 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[1\] -fixed no 544 117
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed no 389 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0 -fixed no 637 57
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed no 414 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[6\] -fixed no 635 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed no 283 135
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 864 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 533 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_phy_address -fixed no 624 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[7\] -fixed no 354 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[17\] -fixed no 281 33
set_location ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed no 384 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[15\] -fixed no 577 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[12\] -fixed no 607 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[1\] -fixed no 542 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1_1 -fixed no 505 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[3\] -fixed no 558 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5\[3\] -fixed no 844 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed no 469 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 503 100
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[11\] -fixed no 430 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[2\] -fixed no 572 57
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed no 422 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[9\] -fixed no 371 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed no 385 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed no 524 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed no 497 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[12\] -fixed no 445 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[1\] -fixed no 433 144
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 868 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed no 530 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed no 425 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa -fixed no 346 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed no 276 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en -fixed no 828 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed no 435 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1_1 -fixed no 534 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed no 530 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2 -fixed no 434 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 498 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0 -fixed no 411 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2 -fixed no 403 129
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[9\] -fixed no 421 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[20\] -fixed no 280 33
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 714 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed no 372 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_5\[5\] -fixed no 490 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[3\] -fixed no 497 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[7\] -fixed no 555 148
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 865 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[15\] -fixed no 553 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 433 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 833 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[7\] -fixed no 591 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 488 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line -fixed no 497 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[5\] -fixed no 533 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed no 529 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[2\] -fixed no 838 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_a4_0 -fixed no 628 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[15\] -fixed no 583 61
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/un1_b13_PLF_2grFt_FH923_i_a2 -fixed no 427 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1_1 -fixed no 487 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed no 416 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed no 542 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed no 412 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[7\] -fixed no 597 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[9\] -fixed no 441 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2 -fixed no 517 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed no 532 136
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 844 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[0\] -fixed no 594 58
set_location ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed no 467 160
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed no 411 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[15\] -fixed no 562 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[4\] -fixed no 260 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI53MG -fixed no 485 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1_1 -fixed no 481 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[22\] -fixed no 285 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[81\] -fixed no 401 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[0\] -fixed no 447 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1_1 -fixed no 548 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[0\] -fixed no 557 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[5\] -fixed no 359 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_5\[2\] -fixed no 485 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0_RNIO85T2 -fixed no 439 153
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy5_0_a2 -fixed no 421 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed no 424 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_13 -fixed no 83 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_RNIIAL6 -fixed no 608 57
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 852 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed no 445 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[2\] -fixed no 61 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[12\] -fixed no 459 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[3\] -fixed no 482 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[4\] -fixed no 568 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIVBP6\[2\] -fixed no 423 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[3\] -fixed no 544 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address -fixed no 642 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_set -fixed no 549 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 413 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed no 503 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed no 525 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[10\] -fixed no 600 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[11\] -fixed no 382 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[15\] -fixed no 582 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 537 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed no 460 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed no 284 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed no 375 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[7\] -fixed no 467 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 871 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0 -fixed no 469 165
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed no 377 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed no 435 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_12 -fixed no 61 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2 -fixed no 437 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[9\] -fixed no 255 37
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5\[2\] -fixed no 831 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 870 180
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[11\] -fixed no 443 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 819 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[14\] -fixed no 584 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[1\] -fixed no 602 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[7\] -fixed no 70 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[0\] -fixed no 437 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed no 420 148
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed no 420 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[3\] -fixed no 389 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1 -fixed no 384 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[3\] -fixed no 843 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[2\] -fixed no 353 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed no 519 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2 -fixed no 420 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[2\] -fixed no 588 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[0\] -fixed no 524 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[1\] -fixed no 60 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[21\] -fixed no 363 144
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 869 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed no 429 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0_RNIPJSR3 -fixed no 558 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed no 454 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1_1 -fixed no 400 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[6\] -fixed no 489 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed no 432 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[239\] -fixed no 519 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[21\] -fixed no 90 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1_1 -fixed no 470 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed no 444 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2 -fixed no 458 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[3\] -fixed no 580 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[3\] -fixed no 544 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed no 436 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[6\] -fixed no 581 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[3\] -fixed no 596 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[2\] -fixed no 618 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 565 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 440 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed no 425 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed no 401 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[5\] -fixed no 647 54
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed no 434 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse_d1 -fixed no 540 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIEP3S\[4\] -fixed no 500 99
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 866 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed no 388 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[3\] -fixed no 558 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed no 432 160
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3_0_a2 -fixed no 438 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1 -fixed no 442 129
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX_0_a2 -fixed no 437 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9 -fixed no 434 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_5 -fixed no 587 57
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 799 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed no 538 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1 -fixed no 440 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed no 428 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed no 284 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed no 410 138
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 474 100
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[14\] -fixed no 412 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 871 180
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 475 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask -fixed no 470 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed no 420 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed no 387 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[11\] -fixed no 576 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_314 -fixed no 599 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[2\] -fixed no 560 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[2\] -fixed no 429 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[2\] -fixed no 553 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[19\] -fixed no 89 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[11\] -fixed no 419 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed no 304 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed no 417 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_11 -fixed no 451 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed no 391 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[10\] -fixed no 609 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[12\] -fixed no 606 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed no 561 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI8AD01\[8\] -fixed no 455 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 841 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[27\] -fixed no 420 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed no 427 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed no 432 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed no 415 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2\[3\] -fixed no 500 114
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3 -fixed no 431 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[10\] -fixed no 604 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed no 409 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed no 411 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[1\] -fixed no 643 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 533 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[8\] -fixed no 259 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[24\] -fixed no 374 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[12\] -fixed no 602 49
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 426 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[0\] -fixed no 541 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[22\] -fixed no 365 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[5\] -fixed no 568 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1_1 -fixed no 444 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_7_i_m4 -fixed no 611 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 544 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0_RNIKKR12 -fixed no 515 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0 -fixed no 426 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed no 401 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 458 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un12_clk1x_enable_0_a2 -fixed no 442 114
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 806 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[15\] -fixed no 589 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0 -fixed no 549 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[5\] -fixed no 593 67
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 858 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0_RNIVM692 -fixed no 446 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[8\] -fixed no 455 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/RS_LATCH.un2_reset_all_pkt_cntrs -fixed no 562 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed no 386 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0_RNILHDM2 -fixed no 506 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 413 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 833 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed no 401 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[1\] -fixed no 540 141
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[30\] -fixed no 401 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 831 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 838 178
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 874 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[2\] -fixed no 425 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[0\] -fixed no 350 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed no 542 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0 -fixed no 422 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[6\] -fixed no 256 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed no 493 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed no 554 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed no 378 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2 -fixed no 436 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[4\] -fixed no 491 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[1\] -fixed no 621 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0 -fixed no 339 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed no 531 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 410 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed no 531 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[26\] -fixed no 373 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[9\] -fixed no 255 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[86\] -fixed no 405 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[17\] -fixed no 356 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[12\] -fixed no 586 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[4\] -fixed no 623 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_10 -fixed no 581 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[1\] -fixed no 529 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[1\] -fixed no 424 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed no 426 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1_1 -fixed no 496 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[4\] -fixed no 595 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[2\] -fixed no 548 141
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 397 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1 -fixed no 462 123
set_location CommsFPGA_top_0/q\[23\] -fixed no 587 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1 -fixed no 374 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[12\] -fixed no 411 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIIJ8S -fixed no 454 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[3\] -fixed no 582 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 563 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[1\] -fixed no 828 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r -fixed no 557 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 438 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed no 439 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[4\] -fixed no 420 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[0\] -fixed no 562 55
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed no 409 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed no 435 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_o4\[0\] -fixed no 520 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNIQKFC\[3\] -fixed no 523 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[24\] -fixed no 364 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[22\] -fixed no 285 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0 -fixed no 444 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[6\] -fixed no 343 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed no 427 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset -fixed no 637 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0_o2\[3\] -fixed no 446 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed no 415 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_a4_1 -fixed no 613 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_RNO\[0\] -fixed no 452 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 412 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[11\] -fixed no 590 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[3\] -fixed no 63 114
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed no 433 142
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 847 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed no 378 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[8\] -fixed no 605 54
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed no 437 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[7\] -fixed no 598 49
set_location ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed no 522 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2 -fixed no 426 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[1\] -fixed no 838 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[10\] -fixed no 588 64
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 830 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed no 453 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed no 493 121
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed no 439 124
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed no 434 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_clr -fixed no 816 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[2\] -fixed no 553 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[0\] -fixed no 822 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[10\] -fixed no 544 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[13\] -fixed no 595 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed no 516 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed no 501 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memre -fixed no 550 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[16\] -fixed no 352 145
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2 -fixed no 420 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/un1_in_en_1 -fixed no 434 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed no 421 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[5\] -fixed no 546 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[1\] -fixed no 474 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 488 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_2 -fixed no 554 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_mdio_rd_wr_0_sqmuxa_0 -fixed no 626 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0_RNI4FB03 -fixed no 546 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0_RNIRK0G3 -fixed no 562 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0_RNIVCPP2 -fixed no 389 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed no 532 127
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 559 129
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1 -fixed no 662 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[1\] -fixed no 590 58
set_location ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed no 536 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[10\] -fixed no 345 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1 -fixed no 374 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 424 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1 -fixed no 534 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[26\] -fixed no 421 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed no 375 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[4\] -fixed no 573 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[11\] -fixed no 443 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIFH0F1 -fixed no 808 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/L1.empty_r_3 -fixed no 551 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2 -fixed no 429 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 417 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[4\] -fixed no 571 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed no 387 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed no 435 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[9\] -fixed no 593 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNIQP5I\[2\] -fixed no 472 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed no 390 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0_RNIP46T2 -fixed no 467 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[1\] -fixed no 413 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed no 400 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[5\] -fixed no 639 57
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 579 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_2 -fixed no 344 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[8\] -fixed no 625 61
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed no 440 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed no 400 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[3\] -fixed no 525 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0 -fixed no 435 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[4\] -fixed no 436 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[10\] -fixed no 253 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1_1 -fixed no 498 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[3\] -fixed no 563 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[2\] -fixed no 552 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[1\] -fixed no 604 52
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY_0_a2 -fixed no 435 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_a3\[3\] -fixed no 421 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed no 539 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed no 532 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1 -fixed no 530 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[6\] -fixed no 416 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed no 407 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 824 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[8\] -fixed no 606 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/empty_r -fixed no 551 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[5\] -fixed no 62 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed no 286 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed no 451 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1_1 -fixed no 503 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0_RNIK3MK2 -fixed no 497 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed no 498 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed no 497 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2 -fixed no 450 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1\[5\] -fixed no 479 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[6\] -fixed no 564 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[6\] -fixed no 67 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[12\] -fixed no 340 148
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[11\] -fixed no 458 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2 -fixed no 476 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[12\] -fixed no 608 58
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa_0_a2 -fixed no 442 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed no 501 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1 -fixed no 503 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed no 400 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[12\] -fixed no 598 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[13\] -fixed no 592 55
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 829 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[0\] -fixed no 435 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed no 410 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1 -fixed no 499 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_10 -fixed no 459 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed no 399 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0 -fixed no 461 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[13\] -fixed no 278 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2 -fixed no 450 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 456 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_4 -fixed no 530 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[8\] -fixed no 389 145
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 842 174
set_location ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed no 376 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed no 444 163
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 861 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[9\] -fixed no 604 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 410 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m4\[3\] -fixed no 843 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2 -fixed no 536 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[8\] -fixed no 352 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 551 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[5\] -fixed no 548 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 867 181
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 410 136
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 866 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 838 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0 -fixed no 504 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_nss_i\[0\] -fixed no 539 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2 -fixed no 504 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 464 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 851 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 536 151
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 807 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2 -fixed no 535 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[12\] -fixed no 609 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 548 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed no 284 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[11\] -fixed no 425 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0_RNIJHBD2 -fixed no 480 129
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 837 178
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed no 441 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1_1 -fixed no 392 129
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 867 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_0\[5\] -fixed no 477 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 564 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed no 545 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_5\[0\] -fixed no 634 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed no 453 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[9\] -fixed no 593 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[1\] -fixed no 558 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed no 411 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed no 415 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[19\] -fixed no 355 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[2\] -fixed no 426 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[5\] -fixed no 423 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[11\] -fixed no 257 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_9 -fixed no 500 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_sqmuxa -fixed no 336 147
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed no 438 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_10 -fixed no 417 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[6\] -fixed no 574 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5\[4\] -fixed no 849 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[1\] -fixed no 571 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[1\] -fixed no 425 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed no 442 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[3\] -fixed no 440 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[2\] -fixed no 412 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_edge_detect -fixed no 528 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 503 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2 -fixed no 372 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[1\] -fixed no 608 51
set_location ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed no 481 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 869 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed no 384 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[9\] -fixed no 576 52
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 425 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed no 422 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed no 522 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[8\] -fixed no 414 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_o2\[0\] -fixed no 421 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[77\] -fixed no 283 189
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 844 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed no 541 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[7\] -fixed no 598 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[6\] -fixed no 533 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwe -fixed no 529 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[1\] -fixed no 422 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0 -fixed no 382 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[23\] -fixed no 406 120
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed no 419 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed no 563 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 867 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[7\] -fixed no 70 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[1\] -fixed no 572 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 448 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0 -fixed no 502 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[5\] -fixed no 577 51
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 801 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_23_0 -fixed no 625 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[7\] -fixed no 594 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[0\] -fixed no 824 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[1\] -fixed no 261 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[13\] -fixed no 402 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 821 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0_RNIISUK2 -fixed no 406 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed no 409 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[6\] -fixed no 430 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed no 546 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[10\] -fixed no 604 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[3\] -fixed no 531 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[1\] -fixed no 546 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0 -fixed no 441 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[4\] -fixed no 559 148
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed no 428 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[0\] -fixed no 865 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 564 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[13\] -fixed no 590 49
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 846 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed no 557 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req -fixed no 436 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2 -fixed no 508 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_get_phy_address_0_sqmuxa_0 -fixed no 644 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[6\] -fixed no 578 55
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 841 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[7\] -fixed no 630 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1 -fixed no 498 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed no 553 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed no 553 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[8\] -fixed no 552 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 435 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_o3\[3\] -fixed no 430 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 874 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[14\] -fixed no 400 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 556 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 846 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.N_120_i -fixed no 613 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1 -fixed no 428 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[4\] -fixed no 388 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed no 370 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 837 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI246M2\[1\] -fixed no 473 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[2\] -fixed no 505 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[2\] -fixed no 578 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed no 386 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[4\] -fixed no 467 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1_1 -fixed no 378 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[5\] -fixed no 629 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0_RNI9FTH2 -fixed no 489 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed no 398 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[0\] -fixed no 551 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_edge_detect -fixed no 552 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0_RNIBAEA3 -fixed no 447 162
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 464 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed no 281 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_0\[0\] -fixed no 629 57
set_location ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed no 555 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden -fixed no 527 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[229\] -fixed no 449 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1_1 -fixed no 444 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed no 455 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed no 422 148
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_cLqgOF_0_a2_0 -fixed no 434 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed no 377 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed no 436 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[7\] -fixed no 596 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[5\] -fixed no 450 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed no 501 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0 -fixed no 626 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 458 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[5\] -fixed no 589 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0 -fixed no 440 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[11\] -fixed no 585 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed no 471 127
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb\[0\] -fixed no 435 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1 -fixed no 553 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed no 534 136
set_location CommsFPGA_top_0/q\[0\] -fixed no 578 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed no 516 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0 -fixed no 465 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0 -fixed no 391 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed no 433 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0_1 -fixed no 617 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1_1 -fixed no 521 126
set_location CommsFPGA_top_0/idle_line_s_r\[1\] -fixed no 508 147
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed no 450 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed no 449 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed no 469 166
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 873 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[11\] -fixed no 585 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[0\] -fixed no 534 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1 -fixed no 496 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_RNO\[0\] -fixed no 445 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0 -fixed no 379 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed no 442 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[3\] -fixed no 497 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[13\] -fixed no 430 142
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_0_sqmuxa_2 -fixed no 193 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed no 528 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[2\] -fixed no 457 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed no 418 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[4\] -fixed no 557 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed no 423 118
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNO -fixed no 445 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed no 479 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[7\] -fixed no 562 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[12\] -fixed no 608 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_11 -fixed no 91 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed no 438 154
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 417 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed no 492 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1_1 -fixed no 523 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[13\] -fixed no 597 49
set_location CommsFPGA_top_0/idle_line_s\[0\] -fixed no 511 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_a2_2 -fixed no 840 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[3\] -fixed no 427 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[20\] -fixed no 366 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[20\] -fixed no 280 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2 -fixed no 495 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed no 443 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 831 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0_RNIEM9T2 -fixed no 538 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[10\] -fixed no 605 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[3\] -fixed no 475 115
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 872 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed no 509 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0_RNITR0O2 -fixed no 445 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[2\] -fixed no 353 147
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 499 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1 -fixed no 436 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[28\] -fixed no 380 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[0\] -fixed no 547 114
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 461 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[4\] -fixed no 554 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[2\] -fixed no 387 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 828 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[9\] -fixed no 593 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 396 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[3\] -fixed no 435 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[15\] -fixed no 487 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[2\] -fixed no 572 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[242\] -fixed no 491 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[4\] -fixed no 466 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed no 494 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[11\] -fixed no 342 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0_RNI4CQ23 -fixed no 561 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[1\] -fixed no 543 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed no 398 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/un13\[2\] -fixed no 428 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m4 -fixed no 875 171
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_0_m1_e_2 -fixed no 408 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed no 412 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed no 434 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[232\] -fixed no 489 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[0\] -fixed no 490 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_0\[8\] -fixed no 623 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed no 282 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[27\] -fixed no 372 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[75\] -fixed no 281 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[4\] -fixed no 432 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[1\] -fixed no 542 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[27\] -fixed no 381 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[15\] -fixed no 401 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 841 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0 -fixed no 536 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 845 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address_RNO -fixed no 642 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[3\] -fixed no 358 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2 -fixed no 378 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa -fixed no 421 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed no 379 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2 -fixed no 528 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed no 385 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[2\] -fixed no 537 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed no 421 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 851 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed no 497 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0_RNIIC922 -fixed no 397 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2 -fixed no 492 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[16\] -fixed no 353 144
set_location ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed no 444 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed no 395 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[234\] -fixed no 485 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[9\] -fixed no 413 145
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNI8O1S\[0\] -fixed no 424 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed no 558 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2 -fixed no 630 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 432 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2 -fixed no 388 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 408 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[0\] -fixed no 420 145
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNICEKT\[8\] -fixed no 501 99
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 495 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 826 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0 -fixed no 422 147
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 868 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 409 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed no 456 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2 -fixed no 521 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0 -fixed no 531 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed no 285 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4\[1\] -fixed no 630 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[13\] -fixed no 599 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[0\] -fixed no 567 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[12\] -fixed no 606 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[2\] -fixed no 434 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 456 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed no 495 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 537 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2\[3\] -fixed no 469 114
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 856 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_nYJ_BFM8 -fixed no 414 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1_1 -fixed no 440 159
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 870 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[79\] -fixed no 535 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[24\] -fixed no 381 144
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 865 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[5\] -fixed no 263 37
set_location CommsFPGA_top_0/q\[8\] -fixed no 572 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[1\] -fixed no 537 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte_valid -fixed no 503 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[0\] -fixed no 574 67
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[76\] -fixed no 279 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0 -fixed no 595 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0 -fixed no 559 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed no 501 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[18\] -fixed no 85 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 433 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 559 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 818 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[14\] -fixed no 569 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[6\] -fixed no 578 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 439 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed no 383 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/N_654_i -fixed no 443 123
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 864 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1 -fixed no 522 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1_1 -fixed no 539 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0_RNI6RTH3 -fixed no 453 162
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed no 432 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_311 -fixed no 594 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed no 533 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed no 390 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[5\] -fixed no 847 150
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 438 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[1\] -fixed no 482 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed no 374 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[13\] -fixed no 608 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed no 397 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed no 551 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2 -fixed no 531 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 415 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[13\] -fixed no 485 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 436 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[12\] -fixed no 436 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 433 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[4\] -fixed no 545 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 464 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2 -fixed no 527 126
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 840 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed no 539 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[236\] -fixed no 516 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1_1 -fixed no 496 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed no 419 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[3\] -fixed no 639 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1_1 -fixed no 377 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 447 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_RNO\[0\] -fixed no 512 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed no 539 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_151_i -fixed no 813 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2 -fixed no 414 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed no 411 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[4\] -fixed no 557 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 535 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed no 553 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_ack -fixed no 435 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[6\] -fixed no 598 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[6\] -fixed no 586 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed no 399 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed no 474 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 442 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 848 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[2\] -fixed no 491 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 563 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[4\] -fixed no 507 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0 -fixed no 451 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[11\] -fixed no 587 67
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed no 545 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 399 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[9\] -fixed no 469 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed no 456 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed no 503 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[9\] -fixed no 581 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[4\] -fixed no 575 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed no 494 135
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 875 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed no 456 166
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 849 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 569 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0_RNIGRQF2 -fixed no 373 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2 -fixed no 550 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_o5_0_i_a2\[2\] -fixed no 481 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[13\] -fixed no 606 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[2\] -fixed no 815 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[6\] -fixed no 584 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[2\] -fixed no 581 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_1_sqmuxa -fixed no 85 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_315 -fixed no 595 57
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[12\] -fixed no 451 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_0 -fixed no 422 126
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3 -fixed no 865 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed no 445 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0_RNI4DTD2 -fixed no 441 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 714 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1 -fixed no 563 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 475 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0 -fixed no 437 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1 -fixed no 524 123
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 846 177
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_e -fixed no 870 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_8_0_iv\[1\] -fixed no 194 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0_RNI4GPT2 -fixed no 438 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[1\] -fixed no 610 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[15\] -fixed no 584 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNII1AT -fixed no 806 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[9\] -fixed no 417 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1_1 -fixed no 481 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[13\] -fixed no 591 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[3\] -fixed no 428 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed no 280 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[4\] -fixed no 631 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 849 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[10\] -fixed no 253 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0_RNIVS372 -fixed no 386 129
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed no 444 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[0\] -fixed no 439 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[5\] -fixed no 849 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_24_0 -fixed no 615 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_reg -fixed no 611 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_15 -fixed no 79 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P\[1\] -fixed no 820 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_312 -fixed no 591 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_9 -fixed no 341 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1 -fixed no 507 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[2\] -fixed no 493 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed no 536 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed no 463 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0_RNI6T8L3 -fixed no 516 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[24\] -fixed no 375 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[5\] -fixed no 590 67
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed no 500 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_timeout_int_clr -fixed no 827 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[0\] -fixed no 641 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIKLU64 -fixed no 470 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed no 418 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1_1 -fixed no 401 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed no 544 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed no 436 160
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 873 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 866 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 412 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 422 121
set_location ident_coreinst/IICE_INST/b13_wRBtT_ME83hHx -fixed no 431 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 534 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0 -fixed no 531 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 482 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed no 386 112
set_location CommsFPGA_top_0/q\[13\] -fixed no 577 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[13\] -fixed no 605 58
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[3\] -fixed no 462 112
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 807 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0_RNICA942 -fixed no 483 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 551 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un15_imii_mux_control_en -fixed no 839 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[11\] -fixed no 395 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1_1 -fixed no 474 165
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed no 493 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 471 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1 -fixed no 501 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[3\] -fixed no 411 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_11 -fixed no 71 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed no 287 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[26\] -fixed no 373 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed no 385 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[3\] -fixed no 522 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_3 -fixed no 488 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed no 429 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed no 500 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed no 558 190
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[0\] -fixed no 461 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0 -fixed no 404 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[13\] -fixed no 592 54
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8 -fixed no 453 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[4\] -fixed no 507 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 567 151
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[9\] -fixed no 441 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed no 435 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[16\] -fixed no 84 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed no 495 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 405 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed no 414 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed no 397 126
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 810 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[4\] -fixed no 260 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[8\] -fixed no 599 61
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 428 121
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[10\] -fixed no 426 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[8\] -fixed no 605 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 467 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed no 498 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0 -fixed no 633 60
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[28\] -fixed no 404 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[2\] -fixed no 552 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed no 283 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[3\] -fixed no 552 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[0\] -fixed no 627 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1 -fixed no 432 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[6\] -fixed no 513 148
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 858 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed no 554 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed no 407 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 483 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_18 -fixed no 82 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1_1 -fixed no 453 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed no 563 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[13\] -fixed no 610 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[6\] -fixed no 415 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[9\] -fixed no 595 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0_RNITTLL2 -fixed no 433 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0 -fixed no 487 123
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[2\] -fixed no 558 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1 -fixed no 536 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[3\] -fixed no 522 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5\[0\] -fixed no 851 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 427 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1 -fixed no 435 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[6\] -fixed no 490 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.SUM_0_o4\[4\] -fixed no 616 54
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 832 175
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_2 -fixed no 426 126
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed no 439 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_N_2L1 -fixed no 439 126
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1 -fixed no 664 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[1\] -fixed no 615 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[19\] -fixed no 89 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNIFERE -fixed no 484 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed no 441 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[3\] -fixed no 599 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[15\] -fixed no 406 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1_1 -fixed no 437 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed no 394 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed no 455 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed no 406 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[14\] -fixed no 287 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0_RNIUK683 -fixed no 449 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0 -fixed no 475 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed no 509 184
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1 -fixed no 439 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[84\] -fixed no 398 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[5\] -fixed no 572 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed no 486 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[1\] -fixed no 832 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_edge_detect -fixed no 535 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[2\] -fixed no 553 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0 -fixed no 551 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[9\] -fixed no 604 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed no 540 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed no 484 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[6\] -fixed no 385 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed no 556 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[2\] -fixed no 826 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed no 446 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed no 409 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_13 -fixed no 80 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[14\] -fixed no 486 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[6\] -fixed no 562 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1 -fixed no 455 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[10\] -fixed no 64 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[4\] -fixed no 392 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[3\] -fixed no 551 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[11\] -fixed no 342 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2 -fixed no 419 129
set_location CommsFPGA_top_0/q\[6\] -fixed no 570 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 462 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed no 430 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1_1 -fixed no 439 162
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed no 408 138
set_location ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed no 481 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 543 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed no 536 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed no 525 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIQ6T1\[0\] -fixed no 446 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed no 280 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[80\] -fixed no 278 190
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[20\] -fixed no 403 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[0\] -fixed no 617 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[16\] -fixed no 409 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[5\] -fixed no 514 147
set_location ident_coreinst/IICE_INST/b3_SoW/N_16_i -fixed no 413 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[6\] -fixed no 640 57
set_location CommsFPGA_top_0/BIT_CLK -fixed no 559 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[4\] -fixed no 851 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed no 439 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 572 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1_1 -fixed no 534 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[2\] -fixed no 424 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 548 142
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2 -fixed no 433 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed no 384 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_4\[0\] -fixed no 631 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[2\] -fixed no 566 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2 -fixed no 529 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 414 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed no 424 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed no 364 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[6\] -fixed no 576 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[10\] -fixed no 605 51
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 864 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[7\] -fixed no 843 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[0\] -fixed no 534 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNIAD1M\[5\] -fixed no 533 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0 -fixed no 520 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_3_0_a2\[0\] -fixed no 622 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1_1 -fixed no 436 120
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 840 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req_d -fixed no 434 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[10\] -fixed no 349 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_8 -fixed no 448 111
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 852 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed no 408 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[12\] -fixed no 584 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[12\] -fixed no 341 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0 -fixed no 447 159
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 872 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[18\] -fixed no 350 144
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_10 -fixed no 444 105
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 874 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_a2_0_0\[5\] -fixed no 475 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed no 526 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 457 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 418 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed no 443 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed no 542 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[15\] -fixed no 576 49
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 577 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2 -fixed no 480 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2 -fixed no 520 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 458 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2 -fixed no 380 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed no 398 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 466 100
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 491 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_13 -fixed no 275 33
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 869 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2 -fixed no 488 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[78\] -fixed no 453 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed no 405 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed no 391 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 536 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[222\] -fixed no 445 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1_1 -fixed no 527 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[6\] -fixed no 386 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0 -fixed no 455 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[6\] -fixed no 561 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed no 496 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed no 433 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed no 418 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[0\] -fixed no 422 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3_3 -fixed no 555 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[28\] -fixed no 427 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_6\[0\] -fixed no 632 57
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_9 -fixed no 445 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[76\] -fixed no 279 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[12\] -fixed no 277 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed no 403 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[4\] -fixed no 449 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7 -fixed no 560 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed no 550 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 403 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[14\] -fixed no 564 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed no 279 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[4\] -fixed no 557 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed no 375 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[11\] -fixed no 590 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed no 481 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[9\] -fixed no 395 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2 -fixed no 440 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[224\] -fixed no 451 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[80\] -fixed no 278 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[14\] -fixed no 446 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[83\] -fixed no 397 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed no 408 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable -fixed no 542 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_12 -fixed no 261 33
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 875 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[2\] -fixed no 561 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[17\] -fixed no 348 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[5\] -fixed no 571 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[11\] -fixed no 579 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[2\] -fixed no 447 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed no 467 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 479 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_4 -fixed no 582 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 545 151
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[27\] -fixed no 396 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[8\] -fixed no 480 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[1\] -fixed no 573 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0_RNIIR4T2 -fixed no 432 120
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 862 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed no 485 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed no 461 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[12\] -fixed no 398 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[8\] -fixed no 352 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[2\] -fixed no 557 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1_1 -fixed no 443 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[0\] -fixed no 547 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[0\] -fixed no 550 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed no 520 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[6\] -fixed no 569 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[13\] -fixed no 594 49
set_location ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed no 504 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed no 399 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0 -fixed no 486 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed no 524 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[16\] -fixed no 353 145
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 867 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[0\] -fixed no 578 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2 -fixed no 553 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed no 287 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed no 538 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed no 492 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1_1 -fixed no 520 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iMII_MUX_control_en -fixed no 839 148
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0 -fixed no 430 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in -fixed no 609 58
set_location CommsFPGA_top_0/idle_line_s_RNICHO9\[1\] -fixed no 517 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_1 -fixed no 562 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[0\] -fixed no 512 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed no 549 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed no 538 136
set_location CommsFPGA_top_0/q\[20\] -fixed no 584 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[8\] -fixed no 603 48
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout_RNO -fixed no 489 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[9\] -fixed no 433 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_13 -fixed no 467 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[3\] -fixed no 560 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2 -fixed no 436 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_9 -fixed no 413 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[14\] -fixed no 593 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[0\] -fixed no 419 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m57 -fixed no 566 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1_1 -fixed no 385 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[0\] -fixed no 619 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed no 427 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_1 -fixed no 543 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NoClock_Detected -fixed no 465 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1 -fixed no 527 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[14\] -fixed no 400 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 835 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed no 497 121
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 850 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 869 184
set_location ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed no 457 166
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed no 500 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1 -fixed no 438 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[0\] -fixed no 566 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1 -fixed no 530 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[3\] -fixed no 556 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 477 103
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed no 429 136
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 485 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9 -fixed no 479 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[0\] -fixed no 581 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[3\] -fixed no 599 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[2\] -fixed no 615 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[3\] -fixed no 560 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[226\] -fixed no 455 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed no 417 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed no 423 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[2\] -fixed no 505 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[16\] -fixed no 284 34
set_location ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed no 433 154
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 868 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed no 562 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed no 495 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[5\] -fixed no 608 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_1 -fixed no 588 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in -fixed no 607 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[13\] -fixed no 92 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[1\] -fixed no 603 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_11 -fixed no 495 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[6\] -fixed no 635 60
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 435 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[3\] -fixed no 556 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1_1 -fixed no 431 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_11 -fixed no 517 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0 -fixed no 441 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed no 397 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 559 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 468 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_rd_wr -fixed no 626 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2 -fixed no 498 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed no 526 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[2\] -fixed no 581 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[0\] -fixed no 524 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o -fixed no 449 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 449 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIQ00G -fixed no 449 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed no 422 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1_1 -fixed no 433 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed no 401 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable_RNO -fixed no 542 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO_0 -fixed no 456 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 420 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed no 409 127
set_location CommsFPGA_top_0/q\[2\] -fixed no 566 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNII2SS1\[1\] -fixed no 461 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 542 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[0\] -fixed no 555 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[15\] -fixed no 583 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0 -fixed no 526 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0 -fixed no 390 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed no 412 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 840 151
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed no 413 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[2\] -fixed no 825 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed no 425 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[9\] -fixed no 351 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2\[5\] -fixed no 489 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[4\] -fixed no 550 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[8\] -fixed no 602 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[3\] -fixed no 358 147
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 867 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[4\] -fixed no 575 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out -fixed no 627 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed no 446 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[10\] -fixed no 64 115
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3_0 -fixed no 867 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0_RNI3HLE3 -fixed no 537 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[4\] -fixed no 570 61
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 845 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5\[6\] -fixed no 837 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[28\] -fixed no 375 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0 -fixed no 448 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[12\] -fixed no 399 144
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed no 435 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1_1 -fixed no 556 123
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed no 418 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0 -fixed no 383 123
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 857 175
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed no 409 124
set_location CommsFPGA_top_0/q_RNO\[0\] -fixed no 578 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed no 399 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[4\] -fixed no 557 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed no 285 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[80\] -fixed no 533 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[2\] -fixed no 547 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed no 407 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[15\] -fixed no 587 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns_1 -fixed no 86 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0 -fixed no 536 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed no 429 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2_1\[5\] -fixed no 475 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[2\] -fixed no 546 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed no 411 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932 -fixed no 590 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 409 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[6\] -fixed no 577 64
set_location ident_coreinst/IICE_INST/mdiclink_reg\[75\] -fixed no 499 106
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 870 169
set_location ident_coreinst/IICE_INST/mdiclink_reg\[77\] -fixed no 488 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1 -fixed no 492 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 421 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed no 433 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[2\] -fixed no 424 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 470 103
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed no 408 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[2\] -fixed no 501 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 831 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 843 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_2\[0\] -fixed no 632 60
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed no 414 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1 -fixed no 502 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[9\] -fixed no 412 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 472 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[3\] -fixed no 475 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[3\] -fixed no 258 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[2\] -fixed no 555 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[10\] -fixed no 588 61
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 849 178
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[1\] -fixed no 537 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[1\] -fixed no 470 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[11\] -fixed no 578 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[75\] -fixed no 281 190
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 400 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[27\] -fixed no 372 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[22\] -fixed no 361 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed no 493 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed no 397 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[8\] -fixed no 408 144
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed no 428 142
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_18 -fixed no 436 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0_RNIUSKI2 -fixed no 427 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[6\] -fixed no 410 144
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 841 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[8\] -fixed no 603 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[5\] -fixed no 359 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[14\] -fixed no 593 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[27\] -fixed no 382 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_16 -fixed no 78 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2 -fixed no 456 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un11_rx_center_sample_0_a2_0_a2 -fixed no 502 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0 -fixed no 494 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed no 436 121
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 836 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed no 437 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[4\] -fixed no 558 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed no 402 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed no 410 135
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 848 175
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2_0_m1_0_a2_0 -fixed no 416 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed no 386 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed no 438 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_ack -fixed no 435 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1_1 -fixed no 525 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[15\] -fixed no 447 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[6\] -fixed no 547 154
set_location ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed no 443 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed no 555 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed no 496 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[0\] -fixed no 544 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[4\] -fixed no 479 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed no 410 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[9\] -fixed no 578 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2 -fixed no 393 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed no 492 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[20\] -fixed no 93 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[0\] -fixed no 566 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[12\] -fixed no 398 145
set_location ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed no 469 163
set_location ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed no 456 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 811 147
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 853 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2 -fixed no 554 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed no 440 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 408 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0\[8\] -fixed no 618 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 434 103
set_location CommsFPGA_top_0/q\[18\] -fixed no 582 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed no 413 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2 -fixed no 448 162
set_location ident_coreinst/IICE_INST/mdiclink_reg\[80\] -fixed no 533 127
set_location CommsFPGA_top_0/q\[19\] -fixed no 583 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[12\] -fixed no 602 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_7 -fixed no 580 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0_RNI908J2 -fixed no 470 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[7\] -fixed no 439 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[2\] -fixed no 424 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1_1 -fixed no 543 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed no 458 166
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e -fixed no 415 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[25\] -fixed no 378 145
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6 -fixed no 447 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1_1 -fixed no 473 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed no 400 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[6\] -fixed no 547 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable_RNO -fixed no 459 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 437 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[1\] -fixed no 494 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed no 502 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[1\] -fixed no 549 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_reset -fixed no 553 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2_RNI2COS -fixed no 845 150
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 842 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed no 552 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0 -fixed no 505 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1 -fixed no 469 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed no 494 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[14\] -fixed no 94 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[0\] -fixed no 550 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed no 451 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 847 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[2\] -fixed no 543 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed no 466 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[19\] -fixed no 351 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RE_d1 -fixed no 538 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 534 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 571 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2 -fixed no 525 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[240\] -fixed no 496 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[16\] -fixed no 359 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNO -fixed no 804 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 834 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1_1 -fixed no 435 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 819 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2 -fixed no 420 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[6\] -fixed no 609 64
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d_RNO\[0\] -fixed no 461 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 548 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed no 537 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[9\] -fixed no 596 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed no 395 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[230\] -fixed no 480 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 460 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[6\] -fixed no 552 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[1\] -fixed no 561 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 451 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2 -fixed no 545 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[2\] -fixed no 493 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[7\] -fixed no 452 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed no 534 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed no 500 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16_RNIG4F02\[0\] -fixed no 568 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[0\] -fixed no 822 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[0\] -fixed no 476 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1 -fixed no 500 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed no 421 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 417 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed no 409 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0_RNI53T82 -fixed no 375 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0 -fixed no 457 165
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 872 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[4\] -fixed no 573 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[12\] -fixed no 608 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed no 435 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1 -fixed no 534 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed no 383 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_4\[5\] -fixed no 488 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed no 404 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_11 -fixed no 446 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[7\] -fixed no 591 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed no 560 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed no 444 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_6 -fixed no 580 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[1\] -fixed no 412 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[22\] -fixed no 361 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2 -fixed no 492 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[3\] -fixed no 394 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_1\[4\] -fixed no 647 57
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 851 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed no 396 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable -fixed no 464 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed no 440 154
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 875 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1_1 -fixed no 497 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed no 489 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 479 99
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 868 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed no 278 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[5\] -fixed no 384 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[0\] -fixed no 625 60
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_end_all_clr -fixed no 819 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed no 428 118
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 875 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed no 407 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2 -fixed no 444 159
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed no 546 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed no 524 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[6\] -fixed no 839 150
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 843 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[13\] -fixed no 397 144
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 422 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[1\] -fixed no 601 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1_1 -fixed no 445 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0_RNIM7193 -fixed no 439 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0_RNIMVCM2 -fixed no 452 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed no 531 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed no 453 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 487 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed no 540 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1 -fixed no 538 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[3\] -fixed no 618 55
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23 -fixed no 90 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2 -fixed no 440 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed no 280 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[10\] -fixed no 434 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 472 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[4\] -fixed no 557 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIANT1\[4\] -fixed no 454 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req_RNO -fixed no 436 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[9\] -fixed no 412 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0 -fixed no 497 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[14\] -fixed no 565 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[7\] -fixed no 431 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed no 279 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_mac_mii_tx_en_1\[0\] -fixed no 878 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_0 -fixed no 596 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_1 -fixed no 628 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 554 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed no 547 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[75\] -fixed no 434 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed no 487 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[14\] -fixed no 589 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[13\] -fixed no 92 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[5\] -fixed no 548 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0_RNITJRQ1 -fixed no 486 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 820 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2\[2\] -fixed no 488 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[13\] -fixed no 408 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[9\] -fixed no 603 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[2\] -fixed no 537 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2 -fixed no 454 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable -fixed no 635 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[11\] -fixed no 423 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1 -fixed no 526 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0 -fixed no 523 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 718 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7 -fixed no 582 135
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 869 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_control_reg_en -fixed no 833 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[0\] -fixed no 614 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[9\] -fixed no 591 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m60 -fixed no 580 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[15\] -fixed no 91 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1_1 -fixed no 529 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed no 410 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0 -fixed no 502 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RD_FIFO_WE_0_a2 -fixed no 504 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 568 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNI94O5\[5\] -fixed no 462 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[7\] -fixed no 842 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[78\] -fixed no 277 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 529 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0 -fixed no 402 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI56CC1\[2\] -fixed no 468 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[25\] -fixed no 399 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed no 387 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_8 -fixed no 457 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[13\] -fixed no 611 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 834 151
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed no 455 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer -fixed no 265 33
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[14\] -fixed no 565 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[0\] -fixed no 445 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[17\] -fixed no 348 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1 -fixed no 374 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden_r -fixed no 527 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1 -fixed no 547 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2\[5\] -fixed no 484 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[6\] -fixed no 466 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_9 -fixed no 578 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 846 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0_RNIR20Q3 -fixed no 454 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed no 455 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[6\] -fixed no 578 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1 -fixed no 452 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 453 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5\[7\] -fixed no 848 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1_1 -fixed no 435 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_14 -fixed no 276 33
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_3 -fixed no 444 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[9\] -fixed no 541 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[8\] -fixed no 418 145
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 867 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[15\] -fixed no 587 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed no 460 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[3\] -fixed no 559 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_1_i_m4 -fixed no 583 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[5\] -fixed no 432 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed no 408 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_a2\[4\] -fixed no 471 114
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 865 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[6\] -fixed no 841 150
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed no 448 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0 -fixed no 548 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 874 178
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 410 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 431 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed no 552 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed no 276 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[4\] -fixed no 841 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[3\] -fixed no 539 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed no 426 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0_RNIGE0P2 -fixed no 454 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed no 397 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed no 423 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[1\] -fixed no 643 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[1\] -fixed no 433 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed no 552 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[4\] -fixed no 623 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[11\] -fixed no 483 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed no 396 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 456 112
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 798 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0 -fixed no 466 123
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1 -fixed no 859 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 837 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0 -fixed no 438 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_r -fixed no 529 117
set_location CommsFPGA_top_0/q\[21\] -fixed no 585 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[1\] -fixed no 549 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[0\] -fixed no 540 118
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 803 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 455 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[8\] -fixed no 601 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1_1 -fixed no 380 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed no 483 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed no 455 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[1\] -fixed no 409 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed no 465 124
set_location CommsFPGA_top_0/q\[9\] -fixed no 573 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 538 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[3\] -fixed no 550 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2 -fixed no 533 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNO\[0\] -fixed no 407 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 402 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed no 482 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[3\] -fixed no 591 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1_1 -fixed no 453 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 429 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed no 398 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_o2_0\[4\] -fixed no 482 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed no 502 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 458 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed no 494 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed no 440 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o -fixed no 409 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed no 494 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed no 554 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0 -fixed no 424 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[10\] -fixed no 610 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed no 521 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_12 -fixed no 72 114
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed no 410 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_3_0_0_a3 -fixed no 831 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[0\] -fixed no 549 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIO4SI\[3\] -fixed no 347 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2 -fixed no 852 171
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[25\] -fixed no 424 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_17 -fixed no 263 33
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[1\] -fixed no 521 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[17\] -fixed no 86 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[7\] -fixed no 410 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[8\] -fixed no 610 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_8 -fixed no 586 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[0\] -fixed no 536 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0 -fixed no 484 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0 -fixed no 503 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2 -fixed no 493 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[19\] -fixed no 286 33
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[5\] -fixed no 553 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[9\] -fixed no 356 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[7\] -fixed no 848 147
set_location ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed no 480 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[3\] -fixed no 483 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[14\] -fixed no 94 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[7\] -fixed no 479 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 436 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_x2 -fixed no 624 60
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed no 413 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 434 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed no 435 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[5\] -fixed no 559 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI71661 -fixed no 441 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[1\] -fixed no 504 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[11\] -fixed no 580 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[4\] -fixed no 532 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr -fixed no 77 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed no 468 166
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed no 497 127
set_location CommsFPGA_top_0/q\[15\] -fixed no 579 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[3\] -fixed no 551 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0_a2_1 -fixed no 492 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[23\] -fixed no 362 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[1\] -fixed no 580 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[1\] -fixed no 433 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[3\] -fixed no 575 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed no 430 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0 -fixed no 612 57
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 862 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_8 -fixed no 348 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0 -fixed no 526 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_2 -fixed no 584 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed no 376 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a3\[3\] -fixed no 832 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2 -fixed no 376 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed no 525 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1 -fixed no 663 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[13\] -fixed no 397 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed no 406 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed no 544 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 866 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[2\] -fixed no 555 55
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed no 874 174
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b8_ubTt3_YG_0_a2 -fixed no 415 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_TX_Disable -fixed no 466 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[15\] -fixed no 594 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 843 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed no 286 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed no 282 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0_RNIR6UG2 -fixed no 494 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 466 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2 -fixed no 436 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1_1 -fixed no 410 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[1\] -fixed no 60 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2 -fixed no 477 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed no 492 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed no 498 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed no 367 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_0\[0\] -fixed no 445 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[1\] -fixed no 541 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[14\] -fixed no 588 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[28\] -fixed no 375 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed no 520 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0_RNI3HD23 -fixed no 517 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[6\] -fixed no 564 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 552 154
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1_s -fixed no 869 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNILE291 -fixed no 479 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[2\] -fixed no 434 112
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed no 876 8
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_35 -fixed no 144 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_39 -fixed no 228 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_38 -fixed no 264 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_32 -fixed no 336 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_23 -fixed no 516 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_37 -fixed no 300 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_10 -fixed no 744 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_26 -fixed no 516 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed no 372 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_11 -fixed no 672 194
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RW1_UI_ram_wrapper_1/U2_asyncnonpipe/CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0 -fixed no 516 146
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_14 -fixed no 744 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_40 -fixed no 372 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_33 -fixed no 180 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed no 408 134
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 18 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_15 -fixed no 708 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_19 -fixed no 480 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_36 -fixed no 180 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_9 -fixed no 588 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_18 -fixed no 372 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_20 -fixed no 336 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed no 444 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_12 -fixed no 588 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_17 -fixed no 408 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_21 -fixed no 444 194
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 0 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_24 -fixed no 480 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_8 -fixed no 624 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_30 -fixed no 264 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_25 -fixed no 480 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_29 -fixed no 144 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed no 408 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_28 -fixed no 300 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_13 -fixed no 552 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_6 -fixed no 672 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_31 -fixed no 108 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_22 -fixed no 108 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_16 -fixed no 624 194
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_34 -fixed no 228 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed no 336 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_27 -fixed no 708 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_5 -fixed no 444 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_7 -fixed no 552 134
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_s_427 -fixed no 555 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux -fixed no 600 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 540 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\] -fixed no 459 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\] -fixed no 576 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rdiff_bus_cry_0 -fixed no 567 150
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_434 -fixed no 792 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 459 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\] -fixed no 594 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\] -fixed no 360 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\] -fixed no 573 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_425 -fixed no 432 111
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\] -fixed no 480 99
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux -fixed no 384 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\] -fixed no 606 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux -fixed no 588 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\] -fixed no 582 48
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_430 -fixed no 552 111
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_422 -fixed no 432 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\] -fixed no 588 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\] -fixed no 600 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\] -fixed no 582 60
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_432 -fixed no 264 36
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_428 -fixed no 447 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\] -fixed no 564 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\] -fixed no 594 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\] -fixed no 609 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r_cry_cy\[0\] -fixed no 540 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\] -fixed no 444 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\] -fixed no 567 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\] -fixed no 588 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\] -fixed no 555 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\] -fixed no 564 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\] -fixed no 591 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\] -fixed no 564 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_s_426 -fixed no 528 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\] -fixed no 588 63
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_431 -fixed no 60 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\] -fixed no 576 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\] -fixed no 579 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\] -fixed no 570 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\] -fixed no 432 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\] -fixed no 471 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_s_423 -fixed no 384 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\] -fixed no 582 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\] -fixed no 558 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\] -fixed no 570 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux -fixed no 585 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\] -fixed no 576 48
set_location CommsFPGA_top_0/q_s_424 -fixed no 564 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\] -fixed no 600 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\] -fixed no 594 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\] -fixed no 606 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 459 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_433 -fixed no 636 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\] -fixed no 423 114
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_429 -fixed no 831 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\] -fixed no 603 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\] -fixed no 567 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wdiff_bus_cry_0 -fixed no 540 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\] -fixed no 570 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\] -fixed no 582 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\] -fixed no 552 54
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 192
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 165
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 662 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 662 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 663 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 219 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 219 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 663 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 219 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 162
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 663 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 220 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 664 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 219 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB24 -fixed no 663 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB25 -fixed no 219 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB26 -fixed no 663 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB27 -fixed no 219 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB28 -fixed no 663 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB29 -fixed no 220 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 663 162
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB30 -fixed no 663 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB31 -fixed no 220 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB32 -fixed no 664 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB33 -fixed no 219 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB34 -fixed no 664 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB35 -fixed no 664 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB36 -fixed no 218 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB37 -fixed no 662 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB38 -fixed no 662 99
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB39 -fixed no 219 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 159
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB40 -fixed no 663 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 159
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 153
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 662 153
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 150
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 663 150
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB0 -fixed no 662 114
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB1 -fixed no 662 111
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB2 -fixed no 662 105
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 662 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 662 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 219 129
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 219 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 662 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 219 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 663 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 218 36
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 218 33
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB0 -fixed no 663 153
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB1 -fixed no 665 150
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB2 -fixed no 664 147
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB3 -fixed no 664 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB0 -fixed no 663 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB1 -fixed no 663 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB2 -fixed no 663 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB3 -fixed no 663 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB4 -fixed no 663 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB5 -fixed no 663 48
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed no 662 192
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB1 -fixed no 218 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10 -fixed no 218 153
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11 -fixed no 218 150
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB12 -fixed no 218 147
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13 -fixed no 218 144
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14 -fixed no 218 141
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB15 -fixed no 218 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB16 -fixed no 218 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB17 -fixed no 662 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB18 -fixed no 218 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB19 -fixed no 662 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2 -fixed no 662 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB20 -fixed no 218 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB21 -fixed no 663 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB22 -fixed no 218 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB23 -fixed no 662 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB24 -fixed no 218 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB25 -fixed no 662 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB26 -fixed no 218 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB27 -fixed no 662 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB28 -fixed no 218 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB29 -fixed no 218 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB3 -fixed no 662 186
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB30 -fixed no 218 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB31 -fixed no 663 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB32 -fixed no 663 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB33 -fixed no 218 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB34 -fixed no 662 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB4 -fixed no 662 183
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB5 -fixed no 662 165
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6 -fixed no 218 162
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7 -fixed no 662 162
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8 -fixed no 218 159
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9 -fixed no 662 159
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 664 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 663 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 664 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 663 147
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 144
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 664 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 664 135
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 663 183
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 662 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 662 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB4 -fixed no 662 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB5 -fixed no 662 168
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB0 -fixed no 662 63
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB1 -fixed no 662 60
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB2 -fixed no 662 57
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB3 -fixed no 662 54
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB4 -fixed no 662 51
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB5 -fixed no 662 48
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_428_CC_0 -fixed no 447 107
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_428_CC_1 -fixed no 456 107
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_0 -fixed no 480 101
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_1 -fixed no 492 101
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 459 101
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 468 101
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memraddr_r_cry_cy\[0\]_CC_0 -fixed no 540 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memwaddr_r_s_426_CC_0 -fixed no 528 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 567 152
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rptr_s_427_CC_0 -fixed no 555 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 540 152
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 540 155
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_0 -fixed no 459 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_1 -fixed no 468 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_0 -fixed no 432 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_1 -fixed no 444 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 459 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 468 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 471 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_1 -fixed no 480 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_0 -fixed no 423 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_1 -fixed no 432 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_425_CC_0 -fixed no 432 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_425_CC_1 -fixed no 444 113
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_431_CC_0 -fixed no 60 119
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_431_CC_1 -fixed no 72 119
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_432_CC_0 -fixed no 264 38
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_432_CC_1 -fixed no 276 38
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_430_CC_0 -fixed no 552 113
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\]_CC_0 -fixed no 444 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux_CC_0 -fixed no 585 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux_CC_0 -fixed no 588 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux_CC_0 -fixed no 600 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\]_CC_0 -fixed no 564 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\]_CC_0 -fixed no 588 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\]_CC_0 -fixed no 570 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\]_CC_0 -fixed no 582 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\]_CC_0 -fixed no 606 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\]_CC_0 -fixed no 564 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\]_CC_0 -fixed no 582 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\]_CC_0 -fixed no 570 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\]_CC_0 -fixed no 576 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\]_CC_0 -fixed no 582 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\]_CC_0 -fixed no 567 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\]_CC_0 -fixed no 588 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\]_CC_0 -fixed no 576 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\]_CC_0 -fixed no 594 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\]_CC_0 -fixed no 600 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\]_CC_0 -fixed no 594 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\]_CC_0 -fixed no 564 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\]_CC_0 -fixed no 552 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\]_CC_0 -fixed no 600 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\]_CC_0 -fixed no 579 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\]_CC_0 -fixed no 606 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\]_CC_0 -fixed no 594 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\]_CC_0 -fixed no 588 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\]_CC_0 -fixed no 576 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\]_CC_0 -fixed no 603 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\]_CC_0 -fixed no 555 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\]_CC_0 -fixed no 558 56
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\]_CC_0 -fixed no 570 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\]_CC_0 -fixed no 567 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\]_CC_0 -fixed no 573 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\]_CC_0 -fixed no 591 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\]_CC_0 -fixed no 609 53
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\]_CC_0 -fixed no 582 50
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_433_CC_0 -fixed no 636 56
set_location CommsFPGA_top_0/q_s_424_CC_0 -fixed no 564 140
set_location CommsFPGA_top_0/q_s_424_CC_1 -fixed no 576 140
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_434_CC_0 -fixed no 792 152
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_422_CC_0 -fixed no 432 143
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_422_CC_1 -fixed no 444 143
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_423_CC_0 -fixed no 384 137
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_423_CC_1 -fixed no 396 137
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_0 -fixed no 360 149
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_1 -fixed no 372 149
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux_CC_0 -fixed no 384 149
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_429_CC_0 -fixed no 831 179
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_429_CC_1 -fixed no 840 179
set_location mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\]_CFG1C_TEST -fixed no 849 177
set_location mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\]_CFG1A_TEST -fixed no 850 177
set_location mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\]_CFG1D_TEST -fixed no 839 174
