library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity CounterLoadUp4 is
	port(clk,reset,enable : in std_logic;
		  count : out std_logic_vector(3 downto 0);
		  DataIn : in std_logic_vector(3 downto 0));
end CounterLoadUp4;

architecture Behavioral of CounterLoadUp4 is
	signal s_count : unsigned(3 downto 0);
	signal s_data	: std_logic_vector(3 downto 0);
begin
	s_data <= DataIn;
	process(clk)
	begin
	if (rising_edge(clk)) then
		if reset ='1' then
			s_count <= s_data;
		elsif enable='1' then
			s_count <= s_count +1;
		end if;
	end if;
	end process;
	count <= std_logic_vector(s_count);
end Behavioral;