; Author: Paul Duchesne (B00332119)
; Date: JUNE 27, 2017
; Name: Addressing Modes and CLOCK TEST
; Purpose: Tests all addressing modes using all instructions,
;           also tests the clock count by checking the final value

            ORG   $1000

TEST0       WORD  $1234

            ORG   $2000

Start       MOV   #$1000,R15        ; R15 = 0x1000

            MOV   TEST0,R5          ; R5 = 0x1234
            MOV   &TEST0,R6         ; R6 = 0x1234
            MOV   TEST0(R7),R7      ; R7 = 0x1234
            MOV   #TEST0,R8         ; R8 = 0x1000
            MOV   @R15,R9           ; R9 = 0x1234
            MOV   @R15+,R10         ; R10 = 0x1234
            MOV   #$2000,R11        ; R11 = 0x2000

            ADD   R6,R5
            ADD   R7,R5
            ADD   R8,R5
            ADD   R9,R5
            ADD   R10,R5
            ADD   R11,R5            ; R5 = 0x8B04 (35588d)

            MOV   #0,R6
            MOV   #0,R7
            MOV   #0,R8
            MOV   #0,R9
            MOV   #0,R10
            MOV   #0,R11

            MOV   #$1000,R15        ; R15 = 0x1000

            MOV   TEST0,R9          ; R9 = 0x1234

            ADD   @R15,TEST0        ; R15 = 0x1000
            MOV   TEST0,R10         ; R10 = 0x2468

            ADD   @R15+,TEST0       ; R15 = 0x1000, will be incremented to 0x1002
            MOV   TEST0,R11         ; R11 = 0x48D0

            ADD   #$1000,TEST0
            MOV   TEST0,R12         ; R12 = 0x58D0

            ADD   #$1000,&TEST0
            MOV   TEST0,R13         ; R13 = 0x68D0

            ADD   #$1000,TEST0(R14) ; R14 = 0
            MOV   TEST0,R14         ; R14 = 0x78D0

END         Start

; TEST OUTPUT: (Blank Registers are irrelevant to the test)
;  --> CPU Registers (Final values)
;       R0: 
;       R1: 0
;       R2: 0
;       R3: 0
;       R4: 0
;       R5: 0x8B04
;       R6: 0
;       R7: 0
;       R8: 0
;       R9: 0x1234
;      R10: 0x1234
;      R11: 0x2000
;      R12: 0x58D0
;      R13: 0x68D0
;      R14: 0x78D0
;      R15: 0x1002
;
; CPU_CLOCK: 82

