$date
	Thu Nov  7 15:47:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_signExt $end
$var wire 32 ! immOut_tb [31:0] $end
$var reg 32 " instIn_tb [31:0] $end
$var reg 7 # opcode_tb [6:0] $end
$scope module dut $end
$var wire 32 $ instIn [31:0] $end
$var wire 7 % opcode [6:0] $end
$var reg 32 & immOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 &
b1000001000000000110011 "
b1000001000000000110011 $
b110011 #
b110011 %
#2
b1011 !
b1011 &
b101101000000010000010011 "
b101101000000010000010011 $
b10011 #
b10011 %
#3
b11111111111111111111111111110110 !
b11111111111111111111111111110110 &
b11111111011000111000001110010011 "
b11111111011000111000001110010011 $
#4
b110 !
b110 &
b100000011000001100100011 "
b100000011000001100100011 $
b100011 #
b100011 %
#5
b1100 !
b1100 &
b110000011000000010000011 "
b110000011000000010000011 $
b11 #
b11 %
#6
b111 !
b111 &
b1000000011100001101000010010011 "
b1000000011100001101000010010011 $
b10011 #
b10011 %
#7
b11111111111111111111111111110100 !
b11111111111111111111111111110100 &
b11111110000000000000101011100011 "
b11111110000000000000101011100011 $
b1100011 #
b1100011 %
#8
b10000 !
b10000 &
b1000000010000000011100111 "
b1000000010000000011100111 $
b1100111 #
b1100111 %
#9
b100 !
b100 &
b10000000000000011101111 "
b10000000000000011101111 $
b1101111 #
b1101111 %
#10
b11111111111111111111000000000000 !
b11111111111111111111000000000000 &
b11111111111111111111000000110111 "
b11111111111111111111000000110111 $
b110111 #
b110111 %
#11
b11110000000100000001000000000000 !
b11110000000100000001000000000000 &
b11110000000100000001000000010111 "
b11110000000100000001000000010111 $
b10111 #
b10111 %
#12
