/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [15:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [27:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_9z ? celloutsig_0_3z : celloutsig_0_5z);
  assign celloutsig_0_25z = !(celloutsig_0_8z[1] ? celloutsig_0_20z : celloutsig_0_23z[2]);
  assign celloutsig_1_16z = ~((celloutsig_1_14z[0] | celloutsig_1_5z) & celloutsig_1_8z);
  assign celloutsig_1_19z = ~((celloutsig_1_0z[8] | celloutsig_1_7z[1]) & celloutsig_1_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_7z) & celloutsig_0_3z);
  assign celloutsig_0_0z = ~((in_data[81] | in_data[52]) & (in_data[42] | in_data[70]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[185]) & (in_data[98] | celloutsig_1_1z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[82]) & (in_data[38] | celloutsig_0_1z[2]));
  assign celloutsig_1_6z = ~((in_data[122] | celloutsig_1_4z[12]) & (in_data[110] | in_data[184]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_4z[8]) & (celloutsig_0_5z | celloutsig_0_1z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[5] | celloutsig_0_4z[7]) & (celloutsig_0_2z | celloutsig_0_5z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z | celloutsig_0_12z) & (celloutsig_0_8z[1] | celloutsig_0_13z[11]));
  assign celloutsig_0_21z = ~((celloutsig_0_14z[11] | celloutsig_0_10z) & (celloutsig_0_20z | celloutsig_0_16z[6]));
  assign celloutsig_1_1z = celloutsig_1_0z[1] ^ celloutsig_1_0z[3];
  assign celloutsig_1_3z = celloutsig_1_0z[4] ^ celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_4z[19] ^ celloutsig_1_2z;
  assign celloutsig_0_6z = celloutsig_0_3z ^ celloutsig_0_5z;
  assign celloutsig_0_9z = celloutsig_0_4z[3] ^ celloutsig_0_6z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ celloutsig_0_1z[1];
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[171:150] & { in_data[144:128], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = _00_ <= celloutsig_0_16z[6:3];
  assign celloutsig_1_18z = { celloutsig_1_4z[9:4], celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_3z } <= celloutsig_1_4z[19:6];
  assign celloutsig_0_5z = { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_0z } <= { celloutsig_0_4z[8:7], 1'h1, celloutsig_0_4z[5:4] };
  assign celloutsig_0_15z = celloutsig_0_14z[10:2] <= in_data[31:23];
  assign celloutsig_0_27z = { celloutsig_0_19z[14:0], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_7z } % { 1'h1, celloutsig_0_19z[5:0], _00_, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[69], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_8z = in_data[190:185] != in_data[115:110];
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z } != { celloutsig_0_13z[11:10], celloutsig_0_8z[7], celloutsig_0_13z[8:7], celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[164:161], celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_0z[8:3] | { celloutsig_1_13z[4:0], celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[94:83], celloutsig_0_0z } | { in_data[54:43], celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_8z[8:2] | { celloutsig_0_14z[8:7], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[70:68] | in_data[79:77];
  assign celloutsig_1_0z = in_data[149:140] ~^ in_data[162:153];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } ~^ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[178], celloutsig_1_9z } ~^ celloutsig_1_0z[8:2];
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_11z } ~^ { celloutsig_0_19z[9:5], celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_13z[11:10], celloutsig_0_8z[7], celloutsig_0_13z[8], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_12z };
  assign { celloutsig_0_4z[8:7], celloutsig_0_4z[2], celloutsig_0_4z[5], celloutsig_0_4z[1], celloutsig_0_4z[4], celloutsig_0_4z[0], celloutsig_0_4z[3] } = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z[2], celloutsig_0_1z[2:1], celloutsig_0_1z[1:0], celloutsig_0_1z[0] } ~^ { in_data[13:12], celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_1z[1] };
  assign { celloutsig_0_13z[12:10], celloutsig_0_13z[8:0], celloutsig_0_13z[13] } = { celloutsig_0_8z[10:8], celloutsig_0_8z[6:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z[1] } & { celloutsig_0_5z, celloutsig_0_4z[8:7], celloutsig_0_4z[5:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_13z[9] = celloutsig_0_8z[7];
  assign celloutsig_0_4z[6] = 1'h1;
  assign { out_data[128], out_data[96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
