E:\Synopsys\fpga_J-2015.03\bin64\m_altera.exe  -mp  1  -prjfile  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\scratchproject.prs  -implementation  5CGXFC9E6  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6   -part 5CGXFC9E6FC31-7    -maxfan 30 -verification_mode 0 -pipe -retiming -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -validate_mif_files -automatic_compile_point -reporting_ctd 0 -RWCheckOnRam 1 -overilog "DDC_4CHANNELS_SYN.vm" -summaryfile C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synlog\report\DDC_4CHANNELS_SYN_premap.xml  -map  -vqm41  -ovqm  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN.vqm  -conchk_prepass  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN_cck_prepass.rpt   -autoconstraint  -freq 1.000   C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_prem.srd  -qsap  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN.sap  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\altera.v  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\altera_mult_add.v  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_lpm.v  -devicelib  E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_primitives.v  -ologparam  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\syntmp\DDC_4CHANNELS_SYN.plg  -osyn  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_prem.srd  -prjdir  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\  -prjname  DDC_4CHANNELS_SYN  -log  C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synlog\DDC_4CHANNELS_SYN_premap.srr 
rc:0 success:1
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\scratchproject.prs|o|1527082288|2406
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN.vqm|o|0|0
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN_cck_prepass.rpt|o|0|0
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_mult.srs|i|1527000789|7659
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_prem.srd|o|0|0
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\DDC_4CHANNELS_SYN.sap|o|0|0
E:\Synopsys\fpga_J-2015.03\lib\altera\altera.v|i|1424800916|799
E:\Synopsys\fpga_J-2015.03\lib\altera\altera_mult_add.v|i|1424800916|117641
E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v|i|1424800928|135
E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v|i|1424800926|2601469
E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_lpm.v|i|1424800926|14860
E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_primitives.v|i|1424800928|32799
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\syntmp\DDC_4CHANNELS_SYN.plg|o|1527000791|0
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synwork\DDC_4CHANNELS_SYN_prem.srd|o|0|0
C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synlog\DDC_4CHANNELS_SYN_premap.srr|o|0|0
E:\Synopsys\fpga_J-2015.03\bin\m_altera.exe|i|1425086830|11922432
E:\Synopsys\fpga_J-2015.03\bin64\m_altera.exe|i|1425088282|14921216
