 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Fri Apr 26 00:05:30 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          2.02
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.41
  No. of Violating Paths:       40.00
  Worst Hold Violation:         -1.51
  Total Hold Violation:        -91.29
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       2842
  Leaf Cell Count:              31138
  Buf/Inv Cell Count:            2176
  Buf Cell Count:                 337
  Inv Cell Count:                1839
  CT Buf/Inv Cell Count:           68
  Combinational Cell Count:     23951
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    59198.270279
  Noncombinational Area: 43540.713535
  Buf/Inv Area:           3326.745003
  Total Buffer Area:           725.84
  Total Inverter Area:        2600.91
  Macro/Black Box Area:      0.000000
  Net Area:              62725.373469
  Net XLength        :      348763.88
  Net YLength        :      362558.41
  -----------------------------------
  Cell Area:            102738.983815
  Design Area:          165464.357284
  Net Length        :       711322.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         33108
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               96.42
  -----------------------------------------
  Overall Compile Time:               97.16
  Overall Compile Wall Clock Time:    99.17

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.41  Number of Violating Paths: 40


  Design (Hold)  WNS: 1.51  TNS: 91.29  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
