// Seed: 354058417
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  wor   id_2,
    output wor   id_3,
    output logic id_4
);
  always @(negedge id_2) begin
    id_4 <= 1'd0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    output logic id_14,
    output wire id_15
);
  always id_14 = @(1'd0) $display(id_7);
  module_0(
      id_6, id_9, id_10, id_8, id_14
  );
endmodule
