

================================================================
== Vitis HLS Report for 'fully1_cnn'
================================================================
* Date:           Tue Jul 20 14:28:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully1_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.753 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8074|     8074|  0.161 ms|  0.161 ms|  8075|  8075|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+
        |grp_fc_layer1_fu_48  |fc_layer1  |     8071|     8071|  0.161 ms|  0.161 ms|  8071|  8071|     none|
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       30|    80|    5776|    8061|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       30|    80|    5781|    8098|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     4|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+----+------+------+-----+
    |       Instance      |   Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+-----------+---------+----+------+------+-----+
    |grp_fc_layer1_fu_48  |fc_layer1  |       30|  80|  5776|  8061|    0|
    +---------------------+-----------+---------+----+------+------+-----+
    |Total                |           |       30|  80|  5776|  8061|    0|
    +---------------------+-----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |grp_fc_layer1_fu_48_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |in_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  35|          7|    2|          7|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  4|   0|    4|          0|
    |grp_fc_layer1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  5|   0|    5|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|    fully1_cnn|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|    fully1_cnn|  return value|
|in_V_TDATA    |   in|   32|          axis|          in_V|       pointer|
|in_V_TVALID   |   in|    1|          axis|          in_V|       pointer|
|in_V_TREADY   |  out|    1|          axis|          in_V|       pointer|
|out_V_TDATA   |  out|   32|          axis|         out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|         out_V|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

