<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8353_CTRL05_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8353_CTRL05_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8353.html">DRV8353</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8353 CTRL05 register.  
 <a href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8353s_8h_source.html">drv8353s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a40f905b516c76d6fa21582015c1443c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga01e11d9db21b8c4d19963dfe62331e7b">DRV8353_CTRL05_VDSLVL_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#a40f905b516c76d6fa21582015c1443c8">VDS_LVL</a>:4</td></tr>
<tr class="separator:a40f905b516c76d6fa21582015c1443c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b9d2e064c59ac7c3e73fa093b0584d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#gae0f0ad5bcad2bd3554c700025504c3bc">DRV8353_CTRL05_OcpDeg_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#af6b9d2e064c59ac7c3e73fa093b0584d">OCP_DEG</a>:2</td></tr>
<tr class="separator:af6b9d2e064c59ac7c3e73fa093b0584d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8d797ad14a3a7d70472b44d6b160a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga18918cb9ad2febed3ec1c12234bca906">DRV8353_CTRL05_OcpMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#a0f8d797ad14a3a7d70472b44d6b160a4">OCP_MODE</a>:2</td></tr>
<tr class="separator:a0f8d797ad14a3a7d70472b44d6b160a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebe8fca5938ff0a781f09ef504cbd58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#gae4554c214ff3228c84b5b553a1bc2f0c">DRV8353_CTRL05_DeadTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#a6ebe8fca5938ff0a781f09ef504cbd58">DEAD_TIME</a>:2</td></tr>
<tr class="separator:a6ebe8fca5938ff0a781f09ef504cbd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92e3eca8eed1d4bef8f0efe74b35fc6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#ac92e3eca8eed1d4bef8f0efe74b35fc6">TRETRY</a>:1</td></tr>
<tr class="separator:ac92e3eca8eed1d4bef8f0efe74b35fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e742cb70edfaee652abbe70db6f277"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#a44e742cb70edfaee652abbe70db6f277">rsvd</a>:5</td></tr>
<tr class="separator:a44e742cb70edfaee652abbe70db6f277"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8353 CTRL05 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a40f905b516c76d6fa21582015c1443c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f905b516c76d6fa21582015c1443c8">&#9670;&nbsp;</a></span>VDS_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga01e11d9db21b8c4d19963dfe62331e7b">DRV8353_CTRL05_VDSLVL_e</a> DRV8353_CTRL05_BITS::VDS_LVL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6b9d2e064c59ac7c3e73fa093b0584d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b9d2e064c59ac7c3e73fa093b0584d">&#9670;&nbsp;</a></span>OCP_DEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#gae0f0ad5bcad2bd3554c700025504c3bc">DRV8353_CTRL05_OcpDeg_e</a> DRV8353_CTRL05_BITS::OCP_DEG</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8d797ad14a3a7d70472b44d6b160a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8d797ad14a3a7d70472b44d6b160a4">&#9670;&nbsp;</a></span>OCP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga18918cb9ad2febed3ec1c12234bca906">DRV8353_CTRL05_OcpMode_e</a> DRV8353_CTRL05_BITS::OCP_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ebe8fca5938ff0a781f09ef504cbd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebe8fca5938ff0a781f09ef504cbd58">&#9670;&nbsp;</a></span>DEAD_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#gae4554c214ff3228c84b5b553a1bc2f0c">DRV8353_CTRL05_DeadTime_e</a> DRV8353_CTRL05_BITS::DEAD_TIME</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac92e3eca8eed1d4bef8f0efe74b35fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac92e3eca8eed1d4bef8f0efe74b35fc6">&#9670;&nbsp;</a></span>TRETRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL05_BITS::TRETRY</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44e742cb70edfaee652abbe70db6f277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e742cb70edfaee652abbe70db6f277">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8353_CTRL05_BITS::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8353s_8h_source.html">drv8353s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
