Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 16:28:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_2/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.099        0.000                      0                 3153        0.010        0.000                      0                 3153        2.170        0.000                       0                  3154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.445}        4.890           204.499         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.099        0.000                      0                 3153        0.010        0.000                      0                 3153        2.170        0.000                       0                  3154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 demux/sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.445ns period=4.890ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.445ns period=4.890ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.890ns  (vclock rise@4.890ns - vclock rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.040ns (43.432%)  route 2.657ns (56.568%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 7.279 - 4.890 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.064ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.967ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, routed)        1.939     2.900    demux/CLK
    SLICE_X131Y463       FDRE                                         r  demux/sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y463       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.977 r  demux/sel_reg[6]/Q
                         net (fo=168, routed)         0.344     3.321    demux/sel[6]
    SLICE_X133Y459       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.459 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=40, routed)          0.274     3.733    p_1_in[8]
    SLICE_X131Y461       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     3.881 r  sel[8]_i_246/O
                         net (fo=1, routed)           0.022     3.903    demux/sel[8]_i_201[1]
    SLICE_X131Y461       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.062 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     4.088    demux/sel_reg[8]_i_213_n_0
    SLICE_X131Y462       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.165 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.233     4.398    demux_n_9
    SLICE_X132Y463       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     4.499 r  sel[8]_i_137/O
                         net (fo=2, routed)           0.182     4.681    sel[8]_i_137_n_0
    SLICE_X132Y463       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.778 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.011     4.789    demux/sel[8]_i_73_0[4]
    SLICE_X132Y463       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.944 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.970    demux/sel_reg[8]_i_81_n_0
    SLICE_X132Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.046 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.248     5.294    demux_n_89
    SLICE_X133Y463       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.433 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.156     5.589    sel[8]_i_32_n_0
    SLICE_X133Y463       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.640 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.662    demux/sel[8]_i_25_0[5]
    SLICE_X133Y463       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.821 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.847    demux/sel_reg[8]_i_19_n_0
    SLICE_X133Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.903 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.419     6.322    demux_n_104
    SLICE_X130Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.454 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.172     6.626    sel_reg[8]_i_18_n_13
    SLICE_X131Y464       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.663 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     6.685    demux/sel_reg[5]_0[4]
    SLICE_X131Y464       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.844 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.870    demux/sel_reg[8]_i_4_n_0
    SLICE_X131Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.926 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.158     7.084    demux/sel_reg[8]_i_5_n_15
    SLICE_X133Y465       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     7.209 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.095     7.304    demux/sel[3]_i_2_n_0
    SLICE_X133Y465       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     7.402 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.195     7.597    demux/sel20_in[2]
    SLICE_X133Y463       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.890     4.890 r  
    AR14                                              0.000     4.890 r  clk (IN)
                         net (fo=0)                   0.000     4.890    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.249 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.249    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.249 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.536    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.560 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, routed)        1.719     7.279    demux/CLK
    SLICE_X133Y463       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.427     7.707    
                         clock uncertainty           -0.035     7.671    
    SLICE_X133Y463       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.696    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[372].z_reg[372][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.445ns period=4.890ns})
  Destination:            genblk1[372].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.445ns period=4.890ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.754ns (routing 0.967ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.990ns (routing 1.064ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, routed)        1.754     2.424    demux/CLK
    SLICE_X124Y426       FDRE                                         r  demux/genblk1[372].z_reg[372][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y426       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.483 r  demux/genblk1[372].z_reg[372][5]/Q
                         net (fo=1, routed)           0.113     2.596    genblk1[372].reg_in/D[5]
    SLICE_X125Y425       FDRE                                         r  genblk1[372].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, routed)        1.990     2.951    genblk1[372].reg_in/CLK
    SLICE_X125Y425       FDRE                                         r  genblk1[372].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.427     2.524    
    SLICE_X125Y425       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.586    genblk1[372].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.445 }
Period(ns):         4.890
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.890       3.600      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.445       2.170      SLICE_X128Y459  genblk1[111].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.445       2.170      SLICE_X121Y422  demux/genblk1[298].z_reg[298][0]/C



