{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628253644369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628253644369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 09:40:44 2021 " "Processing started: Fri Aug  6 09:40:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628253644369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253644369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_in_stream -c DE1_in_stream " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_in_stream -c DE1_in_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253644369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628253644659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628253644659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_in_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_in_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_in_stream " "Found entity 1: DE1_in_stream" {  } { { "DE1_in_stream.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/DE1_in_stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628253651505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253651505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx2lp_slaveFIFO2b_streamIN_fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fx2lp_slaveFIFO2b_streamIN_fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx2lp_slaveFIFO2b_streamIN_fpga_top " "Found entity 1: fx2lp_slaveFIFO2b_streamIN_fpga_top" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628253651512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253651512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fx2lp_slaveFIFO2b_streamIN_fpga_top " "Elaborating entity \"fx2lp_slaveFIFO2b_streamIN_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628253651554 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagd_d fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120) " "Verilog HDL Always Construct warning at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120): inferring latch(es) for variable \"flagd_d\", which holds its previous value in one or more paths through the always construct" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628253651556 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fx2lp_slaveFIFO2b_streamIN_fpga_top.v(434) " "Verilog HDL assignment warning at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(434): truncated value with size 32 to match size of target (7)" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628253651556 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_out fx2lp_slaveFIFO2b_streamIN_fpga_top.v(24) " "Output port \"clk_out\" at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(24) has no driver" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628253651566 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagd_d fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120) " "Inferred latch for \"flagd_d\" at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120)" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253651567 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Ram0 " "RAM logic \"Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "Ram0" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 435 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628253651809 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1628253651809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] GND " "Pin \"faddr\[0\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] VCC " "Pin \"faddr\[1\]\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slrd GND " "Pin \"slrd\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|slrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sloe VCC " "Pin \"sloe\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|sloe"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt_end VCC " "Pin \"pkt_end\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|pkt_end"} { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Pin \"done\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628253651999 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628253651999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628253652069 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628253652248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 3 " "Ignored 3 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253652252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253652252 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253652252 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1628253652252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628253652338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628253652338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flaga " "No output dependent on input pin \"flaga\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|flaga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[0\] " "No output dependent on input pin \"data_adc\[0\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[1\] " "No output dependent on input pin \"data_adc\[1\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[2\] " "No output dependent on input pin \"data_adc\[2\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[3\] " "No output dependent on input pin \"data_adc\[3\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[4\] " "No output dependent on input pin \"data_adc\[4\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[5\] " "No output dependent on input pin \"data_adc\[5\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[6\] " "No output dependent on input pin \"data_adc\[6\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[7\] " "No output dependent on input pin \"data_adc\[7\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[8\] " "No output dependent on input pin \"data_adc\[8\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[9\] " "No output dependent on input pin \"data_adc\[9\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[10\] " "No output dependent on input pin \"data_adc\[10\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[11\] " "No output dependent on input pin \"data_adc\[11\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/bingo/Documentos/teste/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628253652367 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628253652367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628253652369 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628253652369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628253652369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628253652369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628253652377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 09:40:52 2021 " "Processing ended: Fri Aug  6 09:40:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628253652377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628253652377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628253652377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628253652377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628253653171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628253653171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 09:40:52 2021 " "Processing started: Fri Aug  6 09:40:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628253653171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628253653171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_in_stream -c DE1_in_stream " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_in_stream -c DE1_in_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628253653172 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628253653219 ""}
{ "Info" "0" "" "Project  = DE1_in_stream" {  } {  } 0 0 "Project  = DE1_in_stream" 0 0 "Fitter" 0 0 1628253653220 ""}
{ "Info" "0" "" "Revision = DE1_in_stream" {  } {  } 0 0 "Revision = DE1_in_stream" 0 0 "Fitter" 0 0 1628253653220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628253653427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628253653427 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_in_stream 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_in_stream\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628253653429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628253653478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628253653478 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628253653832 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628253653848 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628253653887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 41 " "No exact pin location assignment(s) for 24 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1628253654073 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1628253663389 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 9 global CLKCTRL_G6 " "clk~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1628253663465 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1628253663465 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253663465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628253663467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628253663467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628253663468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628253663468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628253663468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628253663468 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_in_stream.sdc " "Synopsys Design Constraints File file not found: 'DE1_in_stream.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628253663957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628253663957 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1628253663959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1628253663959 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1628253663959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628253663964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628253663964 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628253663964 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_CLK " "Node \"FX2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[0\] " "Node \"FX2_FD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[1\] " "Node \"FX2_FD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[2\] " "Node \"FX2_FD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[3\] " "Node \"FX2_FD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[4\] " "Node \"FX2_FD\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[5\] " "Node \"FX2_FD\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[6\] " "Node \"FX2_FD\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_FD\[7\] " "Node \"FX2_FD\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_FD\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_0 " "Node \"FX2_PA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_1 " "Node \"FX2_PA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_2 " "Node \"FX2_PA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_3 " "Node \"FX2_PA_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_4 " "Node \"FX2_PA_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_5 " "Node \"FX2_PA_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_6 " "Node \"FX2_PA_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PA_7 " "Node \"FX2_PA_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_PA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_SLRD " "Node \"FX2_SLRD\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_SLRD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_SLWR " "Node \"FX2_SLWR\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_SLWR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_flags\[0\] " "Node \"FX2_flags\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_flags\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_flags\[1\] " "Node \"FX2_flags\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_flags\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_flags\[2\] " "Node \"FX2_flags\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FX2_flags\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_pll_in " "Node \"clk_pll_in\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pll_in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flagb " "Node \"flagb\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flagb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flagc " "Node \"flagc\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flagc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[0\] " "Node \"pa\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[1\] " "Node \"pa\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[2\] " "Node \"pa\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[3\] " "Node \"pa\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[4\] " "Node \"pa\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[5\] " "Node \"pa\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[6\] " "Node \"pa\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa\[7\] " "Node \"pa\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pa\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_n " "Node \"reset_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wup2 " "Node \"wup2\" is assigned to location or region, but does not exist in design" {  } { { "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bingo/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wup2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628253663988 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1628253663988 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253663989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628253670602 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1628253670747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253671964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628253672806 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628253673761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253673761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628253674554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/bingo/Documentos/teste/DE1_in_stream/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628253679923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628253679923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628253680407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628253680407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253680409 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628253681663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628253681693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628253681976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628253681976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628253682268 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628253684275 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1628253684479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bingo/Documentos/teste/DE1_in_stream/output_files/DE1_in_stream.fit.smsg " "Generated suppressed messages file /home/bingo/Documentos/teste/DE1_in_stream/output_files/DE1_in_stream.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628253684524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1568 " "Peak virtual memory: 1568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628253684848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 09:41:24 2021 " "Processing ended: Fri Aug  6 09:41:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628253684848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628253684848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628253684848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628253684848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628253685594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628253685595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 09:41:25 2021 " "Processing started: Fri Aug  6 09:41:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628253685595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628253685595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_in_stream -c DE1_in_stream " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_in_stream -c DE1_in_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628253685595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628253686131 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628253689921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628253691577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 09:41:31 2021 " "Processing ended: Fri Aug  6 09:41:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628253691577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628253691577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628253691577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628253691577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628253691715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628253692298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628253692299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 09:41:32 2021 " "Processing started: Fri Aug  6 09:41:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628253692299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628253692299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_in_stream -c DE1_in_stream " "Command: quartus_sta DE1_in_stream -c DE1_in_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628253692299 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628253692350 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 3 " "Ignored 3 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253692701 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253692701 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628253692701 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1628253692701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628253692791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628253692791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253692838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253692838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_in_stream.sdc " "Synopsys Design Constraints File file not found: 'DE1_in_stream.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628253693315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253693316 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628253693316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628253693316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628253693317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628253693318 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628253693319 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628253693324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628253693330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628253693330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.950 " "Worst-case setup slack is -0.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950              -5.599 clk  " "   -0.950              -5.599 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253693331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253693332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253693333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253693333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.039 clk  " "   -0.394              -6.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253693334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253693334 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628253693345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628253693374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628253694089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628253694128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628253694141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628253694141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.999 " "Worst-case setup slack is -0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999              -5.824 clk  " "   -0.999              -5.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.461 " "Worst-case hold slack is 0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clk  " "    0.461               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253694143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253694144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.473 clk  " "   -0.394              -5.473 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694144 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628253694153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628253694280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628253694882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628253694955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628253694956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628253694956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.052 " "Worst-case setup slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.052 clk  " "   -0.052              -0.052 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk  " "    0.208               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253694958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253694959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.400 " "Worst-case minimum pulse width slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -4.435 clk  " "   -0.400              -4.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253694960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253694960 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628253694972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628253695092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628253695093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628253695093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.007 " "Worst-case setup slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 clk  " "   -0.007              -0.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253695093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253695094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253695094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628253695095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.436 " "Worst-case minimum pulse width slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -5.323 clk  " "   -0.436              -5.323 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628253695095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628253695095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628253696204 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628253696204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628253696224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 09:41:36 2021 " "Processing ended: Fri Aug  6 09:41:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628253696224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628253696224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628253696224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628253696224 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628253696436 ""}
