{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:37:15 2015 " "Info: Processing started: Tue Nov 03 16:37:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finale -c finale " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finale -c finale" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info (12023): Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "C:/Users/clab laptop/Desktop/finale/Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file risc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc " "Info (12023): Found entity 1: risc" {  } { { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info (12023): Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/clab laptop/Desktop/finale/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register2bit " "Info (12023): Found entity 2: register2bit" {  } { { "register.v" "" { Text "C:/Users/clab laptop/Desktop/finale/register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 regsel " "Info (12023): Found entity 3: regsel" {  } { { "register.v" "" { Text "C:/Users/clab laptop/Desktop/finale/register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 regsel2bit " "Info (12023): Found entity 4: regsel2bit" {  } { { "register.v" "" { Text "C:/Users/clab laptop/Desktop/finale/register.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info (12023): Found entity 1: regfile" {  } { { "regFile.v" "" { Text "C:/Users/clab laptop/Desktop/finale/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Info (12023): Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/clab laptop/Desktop/finale/mux2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux2_to_1_3bit " "Info (12023): Found entity 2: mux2_to_1_3bit" {  } { { "mux2_to_1.v" "" { Text "C:/Users/clab laptop/Desktop/finale/mux2_to_1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux3Bit_4_to_1 " "Info (12023): Found entity 3: mux3Bit_4_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/clab laptop/Desktop/finale/mux2_to_1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mux4_to_1 " "Info (12023): Found entity 4: mux4_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/clab laptop/Desktop/finale/mux2_to_1.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info (12023): Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/clab laptop/Desktop/finale/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info (12023): Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info (12023): Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/clab laptop/Desktop/finale/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info (12023): Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/clab laptop/Desktop/finale/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc " "Info (12127): Elaborating entity \"risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dp " "Info (12128): Elaborating entity \"Datapath\" for hierarchy \"Datapath:dp\"" {  } { { "risc.v" "dp" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 Datapath:dp\|mux4_to_1:mux_after_pc " "Info (12128): Elaborating entity \"mux4_to_1\" for hierarchy \"Datapath:dp\|mux4_to_1:mux_after_pc\"" {  } { { "Datapath.v" "mux_after_pc" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 Datapath:dp\|mux2_to_1:mux_bef_RegA " "Info (12128): Elaborating entity \"mux2_to_1\" for hierarchy \"Datapath:dp\|mux2_to_1:mux_bef_RegA\"" {  } { { "Datapath.v" "mux_bef_RegA" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regsel Datapath:dp\|regsel:ir " "Info (12128): Elaborating entity \"regsel\" for hierarchy \"Datapath:dp\|regsel:ir\"" {  } { { "Datapath.v" "ir" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3Bit_4_to_1 Datapath:dp\|mux3Bit_4_to_1:mux4PcSelect " "Info (12128): Elaborating entity \"mux3Bit_4_to_1\" for hierarchy \"Datapath:dp\|mux3Bit_4_to_1:mux4PcSelect\"" {  } { { "Datapath.v" "mux4PcSelect" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Datapath:dp\|regfile:regFile " "Info (12128): Elaborating entity \"regfile\" for hierarchy \"Datapath:dp\|regfile:regFile\"" {  } { { "Datapath.v" "regFile" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Datapath:dp\|register:regA " "Info (12128): Elaborating entity \"register\" for hierarchy \"Datapath:dp\|register:regA\"" {  } { { "Datapath.v" "regA" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:dp\|alu:alu1 " "Info (12128): Elaborating entity \"alu\" for hierarchy \"Datapath:dp\|alu:alu1\"" {  } { { "Datapath.v" "alu1" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regsel2bit Datapath:dp\|regsel2bit:flagregs " "Info (12128): Elaborating entity \"regsel2bit\" for hierarchy \"Datapath:dp\|regsel2bit:flagregs\"" {  } { { "Datapath.v" "flagregs" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Datapath:dp\|Encoder:encoder " "Info (12128): Elaborating entity \"Encoder\" for hierarchy \"Datapath:dp\|Encoder:encoder\"" {  } { { "Datapath.v" "encoder" { Text "C:/Users/clab laptop/Desktop/finale/Datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Info (12128): Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "risc.v" "mem" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:con " "Info (12128): Elaborating entity \"controller\" for hierarchy \"controller:con\"" {  } { { "risc.v" "con" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu14 " "Info (12023): Found entity 1: altsyncram_iu14" {  } { { "db/altsyncram_iu14.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/altsyncram_iu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Info (12023): Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Info (12023): Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info (12023): Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Info (12023): Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Info (12023): Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Info (12023): Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/clab laptop/Desktop/finale/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem\|mem " "Info (276007): RAM logic \"memory:mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "mem" { Text "C:/Users/clab laptop/Desktop/finale/memory.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/clab laptop/Desktop/finale/db/finale.ram0_memory_e411fb78.hdl.mif " "Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/clab laptop/Desktop/finale/db/finale.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info (17049): 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~2 " "Info (17050): Register \"controller:con\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~3 " "Info (17050): Register \"controller:con\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~4 " "Info (17050): Register \"controller:con\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~5 " "Info (17050): Register \"controller:con\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~6 " "Info (17050): Register \"controller:con\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~7 " "Info (17050): Register \"controller:con\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~8 " "Info (17050): Register \"controller:con\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~13 " "Info (17050): Register \"controller:con\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~14 " "Info (17050): Register \"controller:con\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~15 " "Info (17050): Register \"controller:con\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~16 " "Info (17050): Register \"controller:con\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:con\|state~17 " "Info (17050): Register \"controller:con\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3215 " "Info (21057): Implemented 3215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Info (21059): Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3061 " "Info (21061): Implemented 3061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Info (21064): Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:37:33 2015 " "Info: Processing ended: Tue Nov 03 16:37:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:37:34 2015 " "Info: Processing started: Tue Nov 03 16:37:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finale -c finale " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off finale -c finale" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "finale EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"finale\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4844 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4846 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4848 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4850 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4852 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 131 " "Critical Warning (169085): No exact pin location assignment(s) for 128 pins of 131 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[0\] " "Info (169086): Pin rg0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 47 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[1\] " "Info (169086): Pin rg0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 48 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[2\] " "Info (169086): Pin rg0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 49 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[3\] " "Info (169086): Pin rg0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 50 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[4\] " "Info (169086): Pin rg0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 51 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[5\] " "Info (169086): Pin rg0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 52 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[6\] " "Info (169086): Pin rg0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 53 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[7\] " "Info (169086): Pin rg0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 54 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[8\] " "Info (169086): Pin rg0\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 55 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[9\] " "Info (169086): Pin rg0\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 56 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[10\] " "Info (169086): Pin rg0\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 57 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[11\] " "Info (169086): Pin rg0\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 58 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[12\] " "Info (169086): Pin rg0\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 59 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[13\] " "Info (169086): Pin rg0\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 60 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[14\] " "Info (169086): Pin rg0\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 61 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg0\[15\] " "Info (169086): Pin rg0\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg0[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 62 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[0\] " "Info (169086): Pin rg1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 63 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[1\] " "Info (169086): Pin rg1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 64 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[2\] " "Info (169086): Pin rg1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 65 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[3\] " "Info (169086): Pin rg1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 66 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[4\] " "Info (169086): Pin rg1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 67 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[5\] " "Info (169086): Pin rg1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 68 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[6\] " "Info (169086): Pin rg1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 69 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[7\] " "Info (169086): Pin rg1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 70 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[8\] " "Info (169086): Pin rg1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 71 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[9\] " "Info (169086): Pin rg1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 72 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[10\] " "Info (169086): Pin rg1\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 73 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[11\] " "Info (169086): Pin rg1\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 74 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[12\] " "Info (169086): Pin rg1\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 75 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[13\] " "Info (169086): Pin rg1\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 76 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[14\] " "Info (169086): Pin rg1\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 77 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg1\[15\] " "Info (169086): Pin rg1\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg1[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 78 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[0\] " "Info (169086): Pin rg2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 79 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[1\] " "Info (169086): Pin rg2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 80 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[2\] " "Info (169086): Pin rg2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 81 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[3\] " "Info (169086): Pin rg2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 82 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[4\] " "Info (169086): Pin rg2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 83 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[5\] " "Info (169086): Pin rg2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 84 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[6\] " "Info (169086): Pin rg2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 85 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[7\] " "Info (169086): Pin rg2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 86 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[8\] " "Info (169086): Pin rg2\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 87 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[9\] " "Info (169086): Pin rg2\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 88 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[10\] " "Info (169086): Pin rg2\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 89 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[11\] " "Info (169086): Pin rg2\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 90 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[12\] " "Info (169086): Pin rg2\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 91 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[13\] " "Info (169086): Pin rg2\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[14\] " "Info (169086): Pin rg2\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg2\[15\] " "Info (169086): Pin rg2\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg2[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[0\] " "Info (169086): Pin rg3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[1\] " "Info (169086): Pin rg3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[2\] " "Info (169086): Pin rg3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 97 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[3\] " "Info (169086): Pin rg3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[4\] " "Info (169086): Pin rg3\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 99 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[5\] " "Info (169086): Pin rg3\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[6\] " "Info (169086): Pin rg3\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 101 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[7\] " "Info (169086): Pin rg3\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[8\] " "Info (169086): Pin rg3\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 103 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[9\] " "Info (169086): Pin rg3\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 104 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[10\] " "Info (169086): Pin rg3\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[11\] " "Info (169086): Pin rg3\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 106 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[12\] " "Info (169086): Pin rg3\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[13\] " "Info (169086): Pin rg3\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 108 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[14\] " "Info (169086): Pin rg3\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 109 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg3\[15\] " "Info (169086): Pin rg3\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg3[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 110 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[0\] " "Info (169086): Pin rg4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 111 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[1\] " "Info (169086): Pin rg4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 112 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[2\] " "Info (169086): Pin rg4\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 113 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[3\] " "Info (169086): Pin rg4\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 114 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[4\] " "Info (169086): Pin rg4\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 115 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[5\] " "Info (169086): Pin rg4\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 116 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[6\] " "Info (169086): Pin rg4\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 117 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[7\] " "Info (169086): Pin rg4\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 118 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[8\] " "Info (169086): Pin rg4\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 119 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[9\] " "Info (169086): Pin rg4\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 120 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[10\] " "Info (169086): Pin rg4\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 121 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[11\] " "Info (169086): Pin rg4\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 122 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[12\] " "Info (169086): Pin rg4\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 123 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[13\] " "Info (169086): Pin rg4\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 124 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[14\] " "Info (169086): Pin rg4\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 125 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg4\[15\] " "Info (169086): Pin rg4\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg4[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 126 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[0\] " "Info (169086): Pin rg5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 127 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[1\] " "Info (169086): Pin rg5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 128 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[2\] " "Info (169086): Pin rg5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 129 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[3\] " "Info (169086): Pin rg5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 130 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[4\] " "Info (169086): Pin rg5\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 131 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[5\] " "Info (169086): Pin rg5\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 132 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[6\] " "Info (169086): Pin rg5\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 133 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[7\] " "Info (169086): Pin rg5\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 134 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[8\] " "Info (169086): Pin rg5\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 135 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[9\] " "Info (169086): Pin rg5\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 136 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[10\] " "Info (169086): Pin rg5\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 137 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[11\] " "Info (169086): Pin rg5\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 138 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[12\] " "Info (169086): Pin rg5\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 139 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[13\] " "Info (169086): Pin rg5\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 140 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[14\] " "Info (169086): Pin rg5\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 141 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg5\[15\] " "Info (169086): Pin rg5\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg5[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 142 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[0\] " "Info (169086): Pin rg6\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 143 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[1\] " "Info (169086): Pin rg6\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 144 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[2\] " "Info (169086): Pin rg6\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 145 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[3\] " "Info (169086): Pin rg6\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 146 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[4\] " "Info (169086): Pin rg6\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 147 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[5\] " "Info (169086): Pin rg6\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 148 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[6\] " "Info (169086): Pin rg6\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 149 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[7\] " "Info (169086): Pin rg6\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 150 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[8\] " "Info (169086): Pin rg6\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 151 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[9\] " "Info (169086): Pin rg6\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 152 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[10\] " "Info (169086): Pin rg6\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 153 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[11\] " "Info (169086): Pin rg6\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 154 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[12\] " "Info (169086): Pin rg6\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 155 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[13\] " "Info (169086): Pin rg6\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 156 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[14\] " "Info (169086): Pin rg6\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 157 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg6\[15\] " "Info (169086): Pin rg6\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg6[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 158 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[0\] " "Info (169086): Pin rg7\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[0] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 159 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[1\] " "Info (169086): Pin rg7\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[1] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 160 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[2\] " "Info (169086): Pin rg7\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[2] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 161 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[3\] " "Info (169086): Pin rg7\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[3] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 162 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[4\] " "Info (169086): Pin rg7\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[4] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 163 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[5\] " "Info (169086): Pin rg7\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[5] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 164 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[6\] " "Info (169086): Pin rg7\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[6] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 165 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[7\] " "Info (169086): Pin rg7\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[7] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[8\] " "Info (169086): Pin rg7\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[8] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[9\] " "Info (169086): Pin rg7\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[9] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[10\] " "Info (169086): Pin rg7\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[10] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[11\] " "Info (169086): Pin rg7\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[11] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[12\] " "Info (169086): Pin rg7\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[12] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 171 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[13\] " "Info (169086): Pin rg7\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[13] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 172 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[14\] " "Info (169086): Pin rg7\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[14] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 173 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg7\[15\] " "Info (169086): Pin rg7\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { rg7[15] } } } { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 7 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg7[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 174 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finale.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'finale.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Warning (332060): Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node clk_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "risc.v" "" { Text "C:/Users/clab laptop/Desktop/finale/risc.v" 2 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4700 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 3095 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 4253 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 3509 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/clab laptop/Desktop/finale/" { { 0 { 0 ""} 0 3907 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 0 128 0 " "Info (176211): Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 0 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info (170195): Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Info: Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:37:59 2015 " "Info: Processing ended: Tue Nov 03 16:37:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:38:01 2015 " "Info: Processing started: Tue Nov 03 16:38:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finale -c finale " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off finale -c finale" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:38:01 2015 " "Info: Processing started: Tue Nov 03 16:38:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finale -c finale " "Info: Command: quartus_sta finale -c finale" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finale.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'finale.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Warning (332060): Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.620 " "Info (332146): Worst-case setup slack is 45.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.620         0.000 altera_reserved_tck  " "Info (332119):    45.620         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Info (332146): Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 altera_reserved_tck  " "Info (332119):     0.359         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.433 " "Info (332146): Worst-case recovery slack is 48.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.433         0.000 altera_reserved_tck  " "Info (332119):    48.433         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.062 " "Info (332146): Worst-case removal slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062         0.000 altera_reserved_tck  " "Info (332119):     1.062         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Info (332146): Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582         0.000 altera_reserved_tck  " "Info (332119):    49.582         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:38:12 2015 " "Info: Processing ended: Tue Nov 03 16:38:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Warning (332060): Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.124 " "Info (332146): Worst-case setup slack is 46.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.124         0.000 altera_reserved_tck  " "Info (332119):    46.124         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Info (332146): Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 altera_reserved_tck  " "Info (332119):     0.312         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.642 " "Info (332146): Worst-case recovery slack is 48.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.642         0.000 altera_reserved_tck  " "Info (332119):    48.642         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.969 " "Info (332146): Worst-case removal slack is 0.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969         0.000 altera_reserved_tck  " "Info (332119):     0.969         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.550 " "Info (332146): Worst-case minimum pulse width slack is 49.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.550         0.000 altera_reserved_tck  " "Info (332119):    49.550         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Warning (332060): Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.670 " "Info (332146): Worst-case setup slack is 47.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.670         0.000 altera_reserved_tck  " "Info (332119):    47.670         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Info (332146): Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "Info (332119):     0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.305 " "Info (332146): Worst-case recovery slack is 49.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.305         0.000 altera_reserved_tck  " "Info (332119):    49.305         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Info (332146): Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575         0.000 altera_reserved_tck  " "Info (332119):     0.575         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Info (332146): Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469         0.000 altera_reserved_tck  " "Info (332119):    49.469         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:38:18 2015 " "Info: Processing ended: Tue Nov 03 16:38:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:38:21 2015 " "Info: Processing started: Tue Nov 03 16:38:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finale -c finale " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off finale -c finale" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_6_1200mv_85c_slow.vho C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_6_1200mv_85c_slow.vho in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_6_1200mv_0c_slow.vho C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_6_1200mv_0c_slow.vho in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_min_1200mv_0c_fast.vho C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_min_1200mv_0c_fast.vho in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale.vho C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale.vho in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_6_1200mv_85c_vhd_slow.sdo C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_6_1200mv_0c_vhd_slow.sdo C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_min_1200mv_0c_vhd_fast.sdo C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finale_vhd.sdo C:/Users/clab laptop/Desktop/finale/simulation/modelsim/ simulation " "Info (204019): Generated file finale_vhd.sdo in folder \"C:/Users/clab laptop/Desktop/finale/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:38:30 2015 " "Info: Processing ended: Tue Nov 03 16:38:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
