# Hardware Deep Dive: Address Bus and Memory Systems

This document explains how the nRF52833 microcontroller's memory map physically works with the address bus, Flash memory, RAM, and peripheral registers.

## ğŸ”Œ How the Address Bus Physically Works

When your Rust code writes to `0x5000_0508`, here's what happens at the hardware level:

### **The ARM Cortex-M4 Address Bus**
The nRF52833's ARM Cortex-M4 processor has a **32-bit address bus** that can address 4GB of memory space (`2^32 = 4,294,967,296 bytes`). Each address line can be either HIGH (1) or LOW (0).

**Address `0x5000_0508` on the bus:**
```
Address: 0x5000_0508 = 0101 0000 0000 0000 0000 0101 0000 1000 (binary)

Physical Address Lines:
A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16
 0   1   0   1   0   0   0   0   0   0   0   0   0   0   0   0

A15 A14 A13 A12 A11 A10 A9  A8  A7  A6  A5  A4  A3  A2  A1  A0  
 0   0   0   0   0   1   0   1   0   0   0   0   1   0   0   0
```

### **Memory Map Decoding Hardware**
The nRF52833 has **address decoding logic** that routes addresses to different physical memory/peripheral blocks:

```
Memory Map (Physical Hardware Blocks):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Address Range       â”‚ Physical Hardware   â”‚ What Lives There    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0x0000_0000         â”‚ Internal Flash      â”‚ Your program code   â”‚
â”‚ to 0x0007_FFFF      â”‚ Memory Controller   â”‚ Vector table        â”‚
â”‚ (512KB)             â”‚                     â”‚ Constants           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0x2000_0000         â”‚ Internal SRAM       â”‚ Variables           â”‚
â”‚ to 0x2001_FFFF      â”‚ Memory Controller   â”‚ Stack               â”‚
â”‚ (128KB)             â”‚                     â”‚ Heap                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0x5000_0000         â”‚ GPIO Peripheral     â”‚ Pin control         â”‚
â”‚ to 0x5000_0FFF      â”‚ Registers           â”‚ Input/output        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0x4000_0000         â”‚ Timer Peripherals   â”‚ Hardware timers     â”‚
â”‚ to 0x4FFF_FFFF      â”‚ UART, SPI, I2C etc â”‚ Communication       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **What Happens During a Memory Write**

When you execute `core::ptr::write_volatile(0x5000_0508 as *mut u32, value)`:

1. **ğŸ–¥ï¸ CPU Issues Transaction**: Cortex-M4 puts `0x5000_0508` on address bus
2. **ğŸ” Address Decoder**: Hardware logic examines address bits:
   - Bits [31:28] = `0x5` â†’ "This is for GPIO peripheral block"
   - Bits [11:0] = `0x508` â†’ "This is the OUTSET register within GPIO"
3. **ğŸ“¡ Chip Select**: Address decoder activates GPIO peripheral's chip select line
4. **ğŸ’¾ Register Write**: GPIO peripheral receives the data and updates the OUTSET register
5. **âš¡ Pin Change**: GPIO hardware immediately changes the physical pin voltage

### **nRF52833 Internal Architecture & Address Bus**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        nRF52833 SoC                            â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    32-bit Address Bus   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚   ARM Cortex-M4 â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  Address        â”‚â”‚
â”‚  â”‚      Core       â”‚    32-bit Data Bus     â”‚  Decoder        â”‚â”‚
â”‚  â”‚                 â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  Logic          â”‚â”‚
â”‚  â”‚ - 64MHz CPU     â”‚                        â”‚                 â”‚â”‚
â”‚  â”‚ - 32-bit arch   â”‚                        â”‚                 â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                               â”‚                                 â”‚
â”‚                               â–¼                                 â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚        â”‚                      â”‚                      â”‚         â”‚
â”‚        â–¼                      â–¼                      â–¼         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   Internal  â”‚        â”‚  Internal   â”‚        â”‚    GPIO     â”‚ â”‚
â”‚  â”‚    Flash    â”‚        â”‚    SRAM     â”‚        â”‚ Peripheral  â”‚ â”‚
â”‚  â”‚   512KB     â”‚        â”‚   128KB     â”‚        â”‚ Registers   â”‚ â”‚
â”‚  â”‚             â”‚        â”‚             â”‚        â”‚             â”‚ â”‚
â”‚  â”‚0x0000_0000  â”‚        â”‚0x2000_0000  â”‚        â”‚0x5000_0000  â”‚ â”‚
â”‚  â”‚    to       â”‚        â”‚    to       â”‚        â”‚    to       â”‚ â”‚
â”‚  â”‚0x0007_FFFF  â”‚        â”‚0x2001_FFFF  â”‚        â”‚0x5000_0FFF  â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚        â”‚                        â”‚                      â”‚       â”‚
â”‚        â–¼                        â–¼                      â–¼       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚  Floating   â”‚        â”‚6-Transistor â”‚        â”‚   Pin       â”‚ â”‚
â”‚  â”‚   Gate      â”‚        â”‚ SRAM Cells  â”‚        â”‚ Drivers     â”‚ â”‚
â”‚  â”‚Transistors  â”‚        â”‚(Flip-flops) â”‚        â”‚             â”‚ â”‚
â”‚  â”‚(Non-vol.)   â”‚        â”‚(Volatile)   â”‚        â”‚             â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                          â”‚     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚Timer/UART/SPI   â”‚  â”‚   Bluetooth     â”‚  â”‚Other Peripheralsâ”‚ â”‚
â”‚  â”‚  Peripherals    â”‚  â”‚     Radio       â”‚  â”‚   (ADC, etc.)   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                 â”‚
                                 â–¼ (GPIO pins only)
                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                        â”‚   micro:bit v2  â”‚
                        â”‚      PCB        â”‚
                        â”‚  - LED matrix   â”‚
                        â”‚  - Buttons      â”‚
                        â”‚  - Sensors      â”‚
                        â”‚  - Edge pins    â”‚
                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

This diagram shows both the **logical address bus architecture** and the **physical nRF52833 SoC structure**:
- **Top level**: Everything inside the nRF52833 chip
- **Address bus**: How the CPU communicates with different blocks
- **Memory blocks**: Internal Flash and SRAM with their address ranges
- **Physical storage**: The actual transistor types used for storage
- **External interface**: Only GPIO pins connect to the micro:bit PCB

### **Why This Design is Powerful**

From your Rust code's perspective, **everything looks like memory**:
- `*0x0000_1000` â†’ Reads from flash memory
- `*0x2000_1000` â†’ Reads from RAM 
- `*0x5000_0508` â†’ Reads from GPIO register

But physically, these go to completely different hardware blocks! This **unified memory architecture** makes embedded programming much simpler - you don't need special I/O instructions like on x86 processors.

### **The LED Blink Journey**

When you write `1 << 21` to `GPIO_P0_OUTCLR` at `0x5000_050C`:

1. **Address `0x5000_050C`** travels down the address bus
2. **Address decoder** routes it to GPIO peripheral 
3. **GPIO register** at offset `0x50C` (OUTCLR) receives the data
4. **Pin 21 driver** sees bit 21 is set and pulls P0.21 LOW
5. **Physical pin P0.21** changes voltage from 3.3V to 0V
6. **LED matrix row 1** becomes active (current can flow)
7. **Photons** emerge from the LED! ğŸ’¡

This is the complete journey from Rust code to photons - all orchestrated by the address bus routing your memory write to the right physical hardware!

## ğŸ“š Reading/Writing RAM (0x2000_0000 - 0x2001_FFFF)

RAM access works differently than peripheral registers - it's actual memory storage:

**Writing to RAM (`let mut counter: u32 = 42;`):**
```rust
// Rust compiler might place this variable at 0x2000_1000
let mut counter: u32 = 42;
```

**Physical Process:**
1. **ğŸ–¥ï¸ Address Generation**: CPU puts `0x2000_1000` on address bus
2. **ğŸ” Address Decoder**: Recognizes bits [31:17] = `0x1000_0` â†’ "This is SRAM"  
3. **ğŸ“¡ SRAM Controller**: Gets activated with remaining address bits [16:0] = `0x1000`
4. **ğŸ’¾ Memory Array**: SRAM controller accesses the physical memory cell at row/column determined by address
5. **âš¡ Storage**: Value `42` gets stored in the SRAM cell (6-transistor flip-flop circuit)

**SRAM Physical Structure:**
```
SRAM Memory Array (128KB):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Row Address [16:7] selects one of 512 rows                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚ ... â”‚   â”‚
â”‚  â”‚0,0  â”‚0,1  â”‚0,2  â”‚0,3  â”‚0,4  â”‚0,5  â”‚0,6  â”‚0,7  â”‚     â”‚   â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤   â”‚
â”‚  â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚Cell â”‚ ... â”‚   â”‚
â”‚  â”‚1,0  â”‚1,1  â”‚1,2  â”‚1,3  â”‚1,4  â”‚1,5  â”‚1,6  â”‚1,7  â”‚     â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜   â”‚
â”‚  Column Address [6:2] selects which 32-bit word            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Why RAM is Fast:**
- **âš¡ Direct Access**: No protocol - just put address on bus, data appears
- **ğŸ”„ Volatile Storage**: Data stored in flip-flops (powered circuits)
- **â±ï¸ Single Cycle**: Read/write typically completes in 1 CPU cycle
- **ğŸ§  Cache Friendly**: ARM can prefetch sequential addresses

**Reading from RAM:**
```rust
let value = counter; // Load from 0x2000_1000
```
1. Address `0x2000_1000` on bus
2. SRAM controller decodes row/column
3. Memory cell drives data onto data bus
4. CPU reads the value (42) in ~1 clock cycle

## ğŸ’¾ Reading/Writing Flash (0x0000_0000 - 0x0007_FFFF)

Flash memory is fundamentally different - it's **non-volatile storage** using floating gate transistors:

**Reading from Flash (Normal Operation):**
```rust
// Your program code and constants live here
const GREETING: &str = "Hello, micro:bit!";  // Stored in flash
```

**Physical Process:**
1. **ğŸ–¥ï¸ Address Request**: CPU puts flash address on bus (e.g., `0x0000_1000`)
2. **ğŸ” Flash Controller**: Decodes address and activates flash memory array
3. **âš¡ Cell Read**: Floating gate transistor's charge level determines if it's 0 or 1
4. **ğŸ“¤ Data Return**: Flash controller returns data on data bus
5. **ğŸ§  CPU Execution**: CPU can execute code directly from flash (XIP - eXecute In Place)

**Flash Memory Physical Structure:**
```
Flash Memory Array (512KB):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Each cell is a floating gate transistor                     â”‚
â”‚                                                             â”‚
â”‚  Control Gate (Word Line)                                   â”‚
â”‚       â”‚                                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚  â”‚ Oxide   â”‚ â”€â”€â–º â”‚Floating â”‚ â”€â”€â–º â”‚ Oxide   â”‚              â”‚
â”‚  â”‚ Layer   â”‚     â”‚  Gate   â”‚     â”‚ Layer   â”‚              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚(Stores  â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                  â”‚ charge) â”‚                               â”‚
â”‚  Source â—„â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â–¼â–¼â–¼â–¼   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–º Drain               â”‚
â”‚                  â”‚ Channel â”‚         (Bit Line)            â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                                                             â”‚
â”‚ Charged floating gate = 0                                  â”‚
â”‚ Uncharged floating gate = 1                                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Why Flash is Different:**
- **ğŸ”‹ Non-volatile**: Data survives power loss (charge trapped in floating gates)
- **ğŸ“– Read-Only in Normal Operation**: Can't write during program execution
- **â±ï¸ Slower than RAM**: ~3-4 CPU cycles per read (need charge sensing)  
- **ğŸ—‚ï¸ Block Organized**: Erased in large blocks (4KB pages)

**Writing to Flash (Programming/Flashing):**
Flash writing requires special high-voltage operations and can only be done by external programmers or bootloaders:

```rust
// This happens during `cargo run` - probe-rs writes to flash
// Your compiled program gets stored here
#[no_mangle]
pub extern "C" fn Reset() -> ! {
    // This code physically lives in flash memory
    main();
}
```

**Programming Process (What `probe-rs` does):**
1. **ğŸ”“ Unlock Flash**: Send special command sequence to flash controller
2. **âš¡ High Voltage**: Apply ~12V to control gate to force electrons onto floating gate
3. **ğŸ—‚ï¸ Page Programming**: Write entire 4KB pages at once
4. **âœ… Verify**: Read back and confirm data was stored correctly
5. **ğŸ”’ Lock Flash**: Protect against accidental writes

## ğŸ Memory Access Speed Comparison

```
Memory Type    | Access Time | Volatility | Use Case
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
CPU Registers  | 0 cycles    | Volatile   | Active computation
Cache (L1)     | 1 cycle     | Volatile   | Recently used data  
SRAM          | 1-2 cycles  | Volatile   | Variables, stack
Flash         | 3-4 cycles  | Non-vol.   | Program code, constants
External Flash| 10+ cycles  | Non-vol.   | Large data storage
```

## ğŸ”„ The Complete Memory Ecosystem

When your program runs:

1. **ğŸš€ Boot**: CPU reads reset vector from flash address `0x0000_0000`
2. **ğŸ“‹ Code Execution**: Instructions fetched from flash, executed by CPU
3. **ğŸ“Š Variable Access**: Data reads/writes go to SRAM for speed
4. **âš¡ Register Operations**: GPIO writes go to peripheral address space
5. **ğŸ”„ Constant Access**: String literals and `const` values read from flash

**Example Memory Journey:**
```rust
const MESSAGE: &str = "LED ON!";     // Flash: 0x0000_2000
let mut counter: u32 = 0;            // SRAM:  0x2000_1004
loop {
    counter += 1;                    // SRAM read+write
    if counter % 1000 == 0 {
        unsafe {
            // Peripheral register write
            core::ptr::write_volatile(0x5000_0508, 1 << 21);
        }
        println!("{}", MESSAGE);     // Flash read for string
    }
}
```

Each memory access uses the same address bus but hits completely different physical hardware optimized for different purposes! ğŸ¯

## ğŸ” Internal vs External Memory on the micro:bit v2

**Important Clarification**: The BBC micro:bit v2 uses **internal memory only** - both Flash and RAM are built into the nRF52833 chip itself.

### **Key Architecture Points:**

- **Everything is internal**: Flash, SRAM, and peripherals are all built into the nRF52833 chip
- **Unified addressing**: Same address bus reaches Flash (0x0000_0000), SRAM (0x2000_0000), and peripherals (0x5000_0000)
- **Different storage types**: Flash uses floating gate transistors, SRAM uses flip-flop circuits
- **External connections**: Only GPIO pins connect to micro:bit PCB components

### **Why Internal Memory?**

**Benefits of Internal Memory:**
- **ğŸš€ Speed**: Direct connection to CPU via internal buses (no external protocol overhead)
- **âš¡ Power**: No external memory controller needed, lower power consumption
- **ğŸ“¦ Size**: Reduces PCB complexity and physical size
- **ğŸ’° Cost**: Cheaper than adding external memory chips
- **ğŸ”’ Reliability**: No external connections that can fail

**Comparison with External Memory:**
```
Internal Memory (nRF52833):     External Memory (hypothetical):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CPU â†â†’ Internal Bus     â”‚     â”‚ CPU â†â†’ SPI/I2C â†â†’ Ext Chip â”‚
â”‚     â†â†’ Flash (512KB)    â”‚     â”‚     â†â†’ Controller â†â†’ Flash  â”‚
â”‚     â†â†’ SRAM (128KB)     â”‚     â”‚                  â†â†’ SRAM   â”‚
â”‚                         â”‚     â”‚                            â”‚
â”‚ Access: 1-4 cycles      â”‚     â”‚ Access: 10-100+ cycles     â”‚
â”‚ Power: Low              â”‚     â”‚ Power: Higher              â”‚
â”‚ Pins: 0 external        â”‚     â”‚ Pins: 4-8+ external       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **Other micro:bit Components**

The micro:bit v2 PCB does have other components, but they're sensors and peripherals, not memory:

**On the micro:bit PCB (external to nRF52833):**
- **ğŸ”ˆ Speaker** - Audio output
- **ğŸ¤ Microphone** - Audio input with LED indicator  
- **ğŸ§­ Magnetometer/Accelerometer** - LSM303AGR sensor (I2C)
- **ğŸ’¡ 25x LED Matrix** - Directly driven by nRF52833 GPIO
- **ğŸ”˜ 2x Buttons** - Connected to nRF52833 GPIO
- **ğŸ“¡ Radio Antenna** - For Bluetooth/802.15.4
- **ğŸ”Œ Edge Connector** - 25 pins for external connections
- **ğŸ”‹ Battery Connector** - Power input
- **ğŸ”— USB Connector** - Programming and power

**None of these are memory** - they're all input/output devices or sensors that the nRF52833 communicates with via GPIO, I2C, or SPI.

### **Memory Layout Reality**

So when we talk about the memory map:
```
0x0000_0000 - 0x0007_FFFF: Internal Flash (in nRF52833 silicon)
0x2000_0000 - 0x2001_FFFF: Internal SRAM  (in nRF52833 silicon)
0x5000_0000 - 0x5000_0FFF: GPIO Registers (in nRF52833 silicon)
```

All of these addresses refer to **circuits inside the nRF52833 chip itself**. There's no external memory bus going off-chip to separate Flash or RAM components.

This is typical for modern microcontrollers - they integrate everything needed for basic operation into a single chip to minimize size, cost, and complexity! ğŸ¯

## Related Documents

- **[Example 02](example_02_hello_world_minimal_dependencies/)** - Direct register manipulation with minimal dependencies
- **[Example 03](example_03_hello_world_no_dependencies/)** - Zero dependencies with custom linker scripts
- **[deep_dive.md](deep_dive.md)** - Complete compilation pipeline from Rust to hardware