module mux4_1(out, i, s);
output out;
input [3:0]i;
input [1:0]s;
assign out = s[1]?(s[0]?i[3]:i[2]):(s[1]?i[1]:i[0]);
endmodule