set_property SRC_FILE_INFO {cfile:{d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc} rfile:../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc id:1 order:EARLY scoped_inst:int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:{d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc} rfile:../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc id:2 order:EARLY scoped_inst:int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:{d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc} rfile:../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc id:3 order:EARLY scoped_inst:int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:{d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc} rfile:../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc id:4 order:EARLY scoped_inst:int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:{D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc} rfile:../../../project_1.srcs/constrs_1/new/top.xdc id:5} [current_design]
current_instance int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rdata_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*cpll_cal_state_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*repeat_ctr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_gt*e4_cpll_cal_*x_i/gen_cal_*x_en.cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_drp_arb_i*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_block_i/*x_pll_lock_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-2 -description {RXPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~RXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~TXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*USER_CPLLLOCK_OUT_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/cpll_pd_*_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*cpll_cal_*x_i/gen_cal_*x_en.mask_user_in_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {Block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*x_sys_reset_axi_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*sync_gtwiz_userclk_tx_active/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg}] ]
set_property src_info {type:SCOPED_XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {Safe Synchroniser} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*x_pll_lock_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*cdc_i/syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*axi_register_if_i/axi_rdata_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_rx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hold_reg*}] ]
set_property src_info {type:SCOPED_XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txdiffctrl*}] ]
current_instance
current_instance int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst
set_property src_info {type:SCOPED_XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rdata_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*cpll_cal_state_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*repeat_ctr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_gt*e4_cpll_cal_*x_i/gen_cal_*x_en.cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:113 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_drp_arb_i*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:117 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:132 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:140 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_block_i/*x_pll_lock_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:147 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-2 -description {RXPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~RXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:2 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~TXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:2 line:163 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*USER_CPLLLOCK_OUT_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:167 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:171 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/cpll_pd_*_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:175 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*cpll_cal_*x_i/gen_cal_*x_en.mask_user_in_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:179 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {Block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*x_sys_reset_axi_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:2 line:186 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:190 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*sync_gtwiz_userclk_tx_active/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:196 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:200 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {Safe Synchroniser} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*x_pll_lock_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*cdc_i/syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:2 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:226 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*axi_register_if_i/axi_rdata_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_rx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hold_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txdiffctrl*}] ]
current_instance
current_instance int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst
set_property src_info {type:SCOPED_XDC file:3 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rdata_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*cpll_cal_state_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:105 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*repeat_ctr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_gt*e4_cpll_cal_*x_i/gen_cal_*x_en.cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:113 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_drp_arb_i*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:117 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:132 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:140 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_block_i/*x_pll_lock_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:147 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-2 -description {RXPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~RXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:3 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~TXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:3 line:163 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*USER_CPLLLOCK_OUT_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:167 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:171 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/cpll_pd_*_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:175 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*cpll_cal_*x_i/gen_cal_*x_en.mask_user_in_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:179 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {Block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*x_sys_reset_axi_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:3 line:186 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:190 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*sync_gtwiz_userclk_tx_active/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:196 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:200 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg}] ]
set_property src_info {type:SCOPED_XDC file:3 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {Safe Synchroniser} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*x_pll_lock_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*cdc_i/syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:3 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:3 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:226 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*axi_register_if_i/axi_rdata_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_rx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hold_reg*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txdiffctrl*}] ]
current_instance
current_instance int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst
set_property src_info {type:SCOPED_XDC file:4 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rdata_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*cpll_cal_state_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:105 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*repeat_ctr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_gt*e4_cpll_cal_*x_i/gen_cal_*x_en.cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:113 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_drp_arb_i*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:117 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:132 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:140 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_block_i/*x_pll_lock_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:147 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-2 -description {RXPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~RXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~TXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:163 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*USER_CPLLLOCK_OUT_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:167 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:171 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/cpll_pd_*_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:175 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*cpll_cal_*x_i/gen_cal_*x_en.mask_user_in_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:179 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {Block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*x_sys_reset_axi_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:186 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:190 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*sync_gtwiz_userclk_tx_active/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:196 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:200 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {Safe Synchroniser} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*x_pll_lock_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*cdc_i/syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:226 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*axi_register_if_i/axi_rdata_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_rx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hold_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txdiffctrl*}] ]
current_instance
set_property src_info {type:XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV14 [get_ports fpga_clk2_p]
set_property src_info {type:XDC file:5 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV27 [get_ports fpga_clk_100m_p]
set_property src_info {type:XDC file:5 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU13 [get_ports glblclk_p]
set_property src_info {type:XDC file:5 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV32 [get_ports dac_sysrefp]
set_property src_info {type:XDC file:5 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU33 [get_ports rx_sysref_p]
set_property src_info {type:XDC file:5 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY8 [get_ports fpga_mgtq110_refclkp]
set_property src_info {type:XDC file:5 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL10 [get_ports fpga_mgtq112_refclkp]
set_property src_info {type:XDC file:5 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N10 [get_ports fpga_mgtq116_refclkp]
set_property src_info {type:XDC file:5 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10 [get_ports fpga_mgtq118_refclkp]
set_property src_info {type:XDC file:5 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC25 [get_ports lmk04828_gpo]
set_property src_info {type:XDC file:5 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD24 [get_ports {lmk04828_ld[1]}]
set_property src_info {type:XDC file:5 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC24 [get_ports {lmk04828_ld[0]}]
set_property src_info {type:XDC file:5 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR24 [get_ports lmk04828_cs]
set_property src_info {type:XDC file:5 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD25 [get_ports lmk04828_sclk]
set_property src_info {type:XDC file:5 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD26 [get_ports lmk04828_sdio]
set_property src_info {type:XDC file:5 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB25 [get_ports lmk04828_sync]
set_property src_info {type:XDC file:5 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD14 [get_ports dac1_csn]
set_property src_info {type:XDC file:5 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT14 [get_ports dac2_csn]
set_property src_info {type:XDC file:5 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL13 [get_ports dac3_csn]
set_property src_info {type:XDC file:5 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM13 [get_ports dac4_csn]
set_property src_info {type:XDC file:5 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD10 [get_ports dac1_sdi]
set_property src_info {type:XDC file:5 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU10 [get_ports dac2_sdi]
set_property src_info {type:XDC file:5 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP14 [get_ports dac3_sdi]
set_property src_info {type:XDC file:5 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13 [get_ports dac4_sdi]
set_property src_info {type:XDC file:5 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR14 [get_ports dac1_sdo]
set_property src_info {type:XDC file:5 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV10 [get_ports dac2_sdo]
set_property src_info {type:XDC file:5 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR13 [get_ports dac3_sdo]
set_property src_info {type:XDC file:5 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12 [get_ports dac4_sdo]
set_property src_info {type:XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY23 [get_ports dac12_lmx2592_csn]
set_property src_info {type:XDC file:5 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA23 [get_ports dac12_lmx2592_sclk]
set_property src_info {type:XDC file:5 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV25 [get_ports dac12_lmx2592_sdio]
set_property src_info {type:XDC file:5 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW25 [get_ports dac34_lmx2592_csn]
set_property src_info {type:XDC file:5 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW24 [get_ports dac34_lmx2592_sclk]
set_property src_info {type:XDC file:5 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY24 [get_ports dac34_lmx2592_sdio]
set_property src_info {type:XDC file:5 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC10 [get_ports dac1_sclk]
set_property src_info {type:XDC file:5 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT13 [get_ports dac2_sclk]
set_property src_info {type:XDC file:5 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN14 [get_ports dac3_sclk]
set_property src_info {type:XDC file:5 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM12 [get_ports dac4_sclk]
set_property src_info {type:XDC file:5 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB13 [get_ports dac1_sync_p]
set_property src_info {type:XDC file:5 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ14 [get_ports dac2_sync_p]
set_property src_info {type:XDC file:5 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU12 [get_ports dac4_sync_p]
set_property src_info {type:XDC file:5 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN13 [get_ports dac3_sync_p]
set_property src_info {type:XDC file:5 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC14 [get_ports dac1_rst]
set_property src_info {type:XDC file:5 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR12 [get_ports dac2_rst]
set_property src_info {type:XDC file:5 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL14 [get_ports dac3_rst]
set_property src_info {type:XDC file:5 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP12 [get_ports dac4_rst]
set_property src_info {type:XDC file:5 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT4 [get_ports {dac1_serdes_p[7]}]
set_property src_info {type:XDC file:5 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU2 [get_ports {dac1_serdes_p[6]}]
set_property src_info {type:XDC file:5 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV4 [get_ports {dac1_serdes_p[5]}]
set_property src_info {type:XDC file:5 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW2 [get_ports {dac1_serdes_p[4]}]
set_property src_info {type:XDC file:5 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY4 [get_ports {dac1_serdes_p[3]}]
set_property src_info {type:XDC file:5 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA2 [get_ports {dac1_serdes_p[2]}]
set_property src_info {type:XDC file:5 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB4 [get_ports {dac1_serdes_p[1]}]
set_property src_info {type:XDC file:5 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD4 [get_ports {dac1_serdes_p[0]}]
set_property src_info {type:XDC file:5 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG2 [get_ports {dac2_serdes_p[7]}]
set_property src_info {type:XDC file:5 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH4 [get_ports {dac2_serdes_p[6]}]
set_property src_info {type:XDC file:5 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ2 [get_ports {dac2_serdes_p[5]}]
set_property src_info {type:XDC file:5 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK4 [get_ports {dac2_serdes_p[4]}]
set_property src_info {type:XDC file:5 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL2 [get_ports {dac2_serdes_p[3]}]
set_property src_info {type:XDC file:5 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN2 [get_ports {dac2_serdes_p[2]}]
set_property src_info {type:XDC file:5 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP4 [get_ports {dac2_serdes_p[1]}]
set_property src_info {type:XDC file:5 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR2 [get_ports {dac2_serdes_p[0]}]
set_property src_info {type:XDC file:5 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L2 [get_ports {dac3_serdes_p[7]}]
set_property src_info {type:XDC file:5 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M4 [get_ports {dac3_serdes_p[6]}]
set_property src_info {type:XDC file:5 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N2 [get_ports {dac3_serdes_p[5]}]
set_property src_info {type:XDC file:5 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P4 [get_ports {dac3_serdes_p[4]}]
set_property src_info {type:XDC file:5 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R2 [get_ports {dac3_serdes_p[3]}]
set_property src_info {type:XDC file:5 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T4 [get_ports {dac3_serdes_p[2]}]
set_property src_info {type:XDC file:5 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U2 [get_ports {dac3_serdes_p[1]}]
set_property src_info {type:XDC file:5 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V4 [get_ports {dac3_serdes_p[0]}]
set_property src_info {type:XDC file:5 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B4 [get_ports {dac4_serdes_p[7]}]
set_property src_info {type:XDC file:5 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C2 [get_ports {dac4_serdes_p[6]}]
set_property src_info {type:XDC file:5 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E2 [get_ports {dac4_serdes_p[5]}]
set_property src_info {type:XDC file:5 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F4 [get_ports {dac4_serdes_p[4]}]
set_property src_info {type:XDC file:5 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G2 [get_ports {dac4_serdes_p[3]}]
set_property src_info {type:XDC file:5 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4 [get_ports {dac4_serdes_p[2]}]
set_property src_info {type:XDC file:5 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J2 [get_ports {dac4_serdes_p[1]}]
set_property src_info {type:XDC file:5 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K4 [get_ports {dac4_serdes_p[0]}]
set_property src_info {type:XDC file:5 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY37 [get_ports ad1_ref_clk_p]
set_property src_info {type:XDC file:5 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL35 [get_ports ad2_ref_clk_p]
set_property src_info {type:XDC file:5 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N35 [get_ports ad3_ref_clk_p]
set_property src_info {type:XDC file:5 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E35 [get_ports ad4_ref_clk_p]
set_property src_info {type:XDC file:5 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA26 [get_ports adc_lmx2952_cs_1]
set_property src_info {type:XDC file:5 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB26 [get_ports adc_lmx2952_cs_2]
set_property src_info {type:XDC file:5 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA24 [get_ports adc_lmx2952_sclk_1]
set_property src_info {type:XDC file:5 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW26 [get_ports adc_lmx2952_sclk_2]
set_property src_info {type:XDC file:5 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA25 [get_ports adc_lmx2952_sdio_1]
set_property src_info {type:XDC file:5 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY26 [get_ports adc_lmx2952_sdio_2]
set_property src_info {type:XDC file:5 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB33 [get_ports ad1_sync_p]
set_property src_info {type:XDC file:5 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN32 [get_ports ad2_sync_p]
set_property src_info {type:XDC file:5 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ32 [get_ports ad3_sync_p]
set_property src_info {type:XDC file:5 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK33 [get_ports ad4_sync_p]
set_property src_info {type:XDC file:5 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT31 [get_ports adc_spi_sdo[0]]
set_property src_info {type:XDC file:5 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR32 [get_ports adc_spi_sdo[1]]
set_property src_info {type:XDC file:5 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR33 [get_ports adc_spi_sdo[2]]
set_property src_info {type:XDC file:5 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL31 [get_ports adc_spi_sdo[3]]
set_property src_info {type:XDC file:5 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD31 [get_ports {adc_rstp[0]}]
set_property src_info {type:XDC file:5 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT33 [get_ports {adc_rstp[1]}]
set_property src_info {type:XDC file:5 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL30 [get_ports {adc_rstp[2]}]
set_property src_info {type:XDC file:5 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU35 [get_ports {adc_rstp[3]}]
set_property src_info {type:XDC file:5 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD34 [get_ports {adc_spi_clk[0]}]
set_property src_info {type:XDC file:5 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP32 [get_ports {adc_spi_clk[1]}]
set_property src_info {type:XDC file:5 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM32 [get_ports {adc_spi_clk[2]}]
set_property src_info {type:XDC file:5 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ31 [get_ports {adc_spi_clk[3]}]
set_property src_info {type:XDC file:5 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD32 [get_ports {adc_spi_cs[0]}]
set_property src_info {type:XDC file:5 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP31 [get_ports {adc_spi_cs[1]}]
set_property src_info {type:XDC file:5 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM31 [get_ports {adc_spi_cs[2]}]
set_property src_info {type:XDC file:5 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ30 [get_ports {adc_spi_cs[3]}]
set_property src_info {type:XDC file:5 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD35 [get_ports {adc_spi_sdio[0]}]
set_property src_info {type:XDC file:5 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR31 [get_ports {adc_spi_sdio[1]}]
set_property src_info {type:XDC file:5 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM33 [get_ports {adc_spi_sdio[2]}]
set_property src_info {type:XDC file:5 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK31 [get_ports {adc_spi_sdio[3]}]
set_property src_info {type:XDC file:5 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP37 [get_ports {ad1_rxp[7]}]
set_property src_info {type:XDC file:5 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR39 [get_ports {ad1_rxp[6]}]
set_property src_info {type:XDC file:5 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU39 [get_ports {ad1_rxp[5]}]
set_property src_info {type:XDC file:5 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV37 [get_ports {ad1_rxp[4]}]
set_property src_info {type:XDC file:5 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW39 [get_ports {ad1_rxp[3]}]
set_property src_info {type:XDC file:5 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA39 [get_ports {ad1_rxp[2]}]
set_property src_info {type:XDC file:5 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC39 [get_ports {ad1_rxp[1]}]
set_property src_info {type:XDC file:5 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD37 [get_ports {ad1_rxp[0]}]
set_property src_info {type:XDC file:5 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE39 [get_ports {ad2_rxp[7]}]
set_property src_info {type:XDC file:5 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG39 [get_ports {ad2_rxp[6]}]
set_property src_info {type:XDC file:5 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ39 [get_ports {ad2_rxp[5]}]
set_property src_info {type:XDC file:5 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK37 [get_ports {ad2_rxp[4]}]
set_property src_info {type:XDC file:5 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL39 [get_ports {ad2_rxp[3]}]
set_property src_info {type:XDC file:5 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM37 [get_ports {ad2_rxp[2]}]
set_property src_info {type:XDC file:5 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM41 [get_ports {ad2_rxp[1]}]
set_property src_info {type:XDC file:5 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN39 [get_ports {ad2_rxp[0]}]
set_property src_info {type:XDC file:5 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H37 [get_ports {ad3_rxp[7]}]
set_property src_info {type:XDC file:5 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J39 [get_ports {ad3_rxp[6]}]
set_property src_info {type:XDC file:5 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K37 [get_ports {ad3_rxp[5]}]
set_property src_info {type:XDC file:5 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L39 [get_ports {ad3_rxp[4]}]
set_property src_info {type:XDC file:5 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M37 [get_ports {ad3_rxp[3]}]
set_property src_info {type:XDC file:5 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N39 [get_ports {ad3_rxp[2]}]
set_property src_info {type:XDC file:5 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P37 [get_ports {ad3_rxp[1]}]
set_property src_info {type:XDC file:5 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R39 [get_ports {ad3_rxp[0]}]
set_property src_info {type:XDC file:5 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A39 [get_ports {ad4_rxp[7]}]
set_property src_info {type:XDC file:5 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B37 [get_ports {ad4_rxp[6]}]
set_property src_info {type:XDC file:5 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C39 [get_ports {ad4_rxp[5]}]
set_property src_info {type:XDC file:5 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D41 [get_ports {ad4_rxp[4]}]
set_property src_info {type:XDC file:5 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D37 [get_ports {ad4_rxp[3]}]
set_property src_info {type:XDC file:5 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E39 [get_ports {ad4_rxp[2]}]
set_property src_info {type:XDC file:5 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F37 [get_ports {ad4_rxp[1]}]
set_property src_info {type:XDC file:5 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G39 [get_ports {ad4_rxp[0]}]
set_property src_info {type:XDC file:5 line:225 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 4.000 -name global_clk_p -waveform {0.000 2.000} [get_ports global_clk_p]
set_property src_info {type:XDC file:5 line:228 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -waveform {0.000 4.000} [get_ports fpga_clk1_p]
set_property src_info {type:XDC file:5 line:427 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:5 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:5 line:437 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list u_clock_module/da_clk_moudle/inst/clk_out2]]
set_property src_info {type:XDC file:5 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:5 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:5 line:440 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {config_done[0]} {config_done[1]}]]
set_property src_info {type:XDC file:5 line:441 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_1 ila
set_property src_info {type:XDC file:5 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
set_property src_info {type:XDC file:5 line:451 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/clk [get_nets [list int_dac_top/dac_glbl_clk]]
set_property src_info {type:XDC file:5 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:5 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:5 line:454 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:455 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:5 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:5 line:458 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
set_property src_info {type:XDC file:5 line:459 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:5 line:461 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:5 line:462 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe2 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
set_property src_info {type:XDC file:5 line:463 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:5 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:5 line:466 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe3 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:467 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:5 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:5 line:470 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe4 [get_nets [list {int_dac_top/top_dac1_int/tx_tdata[0]} {int_dac_top/top_dac1_int/tx_tdata[1]} {int_dac_top/top_dac1_int/tx_tdata[2]} {int_dac_top/top_dac1_int/tx_tdata[3]} {int_dac_top/top_dac1_int/tx_tdata[4]} {int_dac_top/top_dac1_int/tx_tdata[5]} {int_dac_top/top_dac1_int/tx_tdata[6]} {int_dac_top/top_dac1_int/tx_tdata[7]} {int_dac_top/top_dac1_int/tx_tdata[8]} {int_dac_top/top_dac1_int/tx_tdata[9]} {int_dac_top/top_dac1_int/tx_tdata[10]} {int_dac_top/top_dac1_int/tx_tdata[11]} {int_dac_top/top_dac1_int/tx_tdata[12]} {int_dac_top/top_dac1_int/tx_tdata[13]} {int_dac_top/top_dac1_int/tx_tdata[14]} {int_dac_top/top_dac1_int/tx_tdata[15]} {int_dac_top/top_dac1_int/tx_tdata[16]} {int_dac_top/top_dac1_int/tx_tdata[17]} {int_dac_top/top_dac1_int/tx_tdata[18]} {int_dac_top/top_dac1_int/tx_tdata[19]} {int_dac_top/top_dac1_int/tx_tdata[20]} {int_dac_top/top_dac1_int/tx_tdata[21]} {int_dac_top/top_dac1_int/tx_tdata[22]} {int_dac_top/top_dac1_int/tx_tdata[23]} {int_dac_top/top_dac1_int/tx_tdata[24]} {int_dac_top/top_dac1_int/tx_tdata[25]} {int_dac_top/top_dac1_int/tx_tdata[26]} {int_dac_top/top_dac1_int/tx_tdata[27]} {int_dac_top/top_dac1_int/tx_tdata[28]} {int_dac_top/top_dac1_int/tx_tdata[29]} {int_dac_top/top_dac1_int/tx_tdata[30]} {int_dac_top/top_dac1_int/tx_tdata[31]} {int_dac_top/top_dac1_int/tx_tdata[32]} {int_dac_top/top_dac1_int/tx_tdata[33]} {int_dac_top/top_dac1_int/tx_tdata[34]} {int_dac_top/top_dac1_int/tx_tdata[35]} {int_dac_top/top_dac1_int/tx_tdata[36]} {int_dac_top/top_dac1_int/tx_tdata[37]} {int_dac_top/top_dac1_int/tx_tdata[38]} {int_dac_top/top_dac1_int/tx_tdata[39]} {int_dac_top/top_dac1_int/tx_tdata[40]} {int_dac_top/top_dac1_int/tx_tdata[41]} {int_dac_top/top_dac1_int/tx_tdata[42]} {int_dac_top/top_dac1_int/tx_tdata[43]} {int_dac_top/top_dac1_int/tx_tdata[44]} {int_dac_top/top_dac1_int/tx_tdata[45]} {int_dac_top/top_dac1_int/tx_tdata[46]} {int_dac_top/top_dac1_int/tx_tdata[47]} {int_dac_top/top_dac1_int/tx_tdata[48]} {int_dac_top/top_dac1_int/tx_tdata[49]} {int_dac_top/top_dac1_int/tx_tdata[50]} {int_dac_top/top_dac1_int/tx_tdata[51]} {int_dac_top/top_dac1_int/tx_tdata[52]} {int_dac_top/top_dac1_int/tx_tdata[53]} {int_dac_top/top_dac1_int/tx_tdata[54]} {int_dac_top/top_dac1_int/tx_tdata[55]} {int_dac_top/top_dac1_int/tx_tdata[56]} {int_dac_top/top_dac1_int/tx_tdata[57]} {int_dac_top/top_dac1_int/tx_tdata[58]} {int_dac_top/top_dac1_int/tx_tdata[59]} {int_dac_top/top_dac1_int/tx_tdata[60]} {int_dac_top/top_dac1_int/tx_tdata[61]} {int_dac_top/top_dac1_int/tx_tdata[62]} {int_dac_top/top_dac1_int/tx_tdata[63]} {int_dac_top/top_dac1_int/tx_tdata[64]} {int_dac_top/top_dac1_int/tx_tdata[65]} {int_dac_top/top_dac1_int/tx_tdata[66]} {int_dac_top/top_dac1_int/tx_tdata[67]} {int_dac_top/top_dac1_int/tx_tdata[68]} {int_dac_top/top_dac1_int/tx_tdata[69]} {int_dac_top/top_dac1_int/tx_tdata[70]} {int_dac_top/top_dac1_int/tx_tdata[71]} {int_dac_top/top_dac1_int/tx_tdata[72]} {int_dac_top/top_dac1_int/tx_tdata[73]} {int_dac_top/top_dac1_int/tx_tdata[74]} {int_dac_top/top_dac1_int/tx_tdata[75]} {int_dac_top/top_dac1_int/tx_tdata[76]} {int_dac_top/top_dac1_int/tx_tdata[77]} {int_dac_top/top_dac1_int/tx_tdata[78]} {int_dac_top/top_dac1_int/tx_tdata[79]} {int_dac_top/top_dac1_int/tx_tdata[80]} {int_dac_top/top_dac1_int/tx_tdata[81]} {int_dac_top/top_dac1_int/tx_tdata[82]} {int_dac_top/top_dac1_int/tx_tdata[83]} {int_dac_top/top_dac1_int/tx_tdata[84]} {int_dac_top/top_dac1_int/tx_tdata[85]} {int_dac_top/top_dac1_int/tx_tdata[86]} {int_dac_top/top_dac1_int/tx_tdata[87]} {int_dac_top/top_dac1_int/tx_tdata[88]} {int_dac_top/top_dac1_int/tx_tdata[89]} {int_dac_top/top_dac1_int/tx_tdata[90]} {int_dac_top/top_dac1_int/tx_tdata[91]} {int_dac_top/top_dac1_int/tx_tdata[92]} {int_dac_top/top_dac1_int/tx_tdata[93]} {int_dac_top/top_dac1_int/tx_tdata[94]} {int_dac_top/top_dac1_int/tx_tdata[95]} {int_dac_top/top_dac1_int/tx_tdata[96]} {int_dac_top/top_dac1_int/tx_tdata[97]} {int_dac_top/top_dac1_int/tx_tdata[98]} {int_dac_top/top_dac1_int/tx_tdata[99]} {int_dac_top/top_dac1_int/tx_tdata[100]} {int_dac_top/top_dac1_int/tx_tdata[101]} {int_dac_top/top_dac1_int/tx_tdata[102]} {int_dac_top/top_dac1_int/tx_tdata[103]} {int_dac_top/top_dac1_int/tx_tdata[104]} {int_dac_top/top_dac1_int/tx_tdata[105]} {int_dac_top/top_dac1_int/tx_tdata[106]} {int_dac_top/top_dac1_int/tx_tdata[107]} {int_dac_top/top_dac1_int/tx_tdata[108]} {int_dac_top/top_dac1_int/tx_tdata[109]} {int_dac_top/top_dac1_int/tx_tdata[110]} {int_dac_top/top_dac1_int/tx_tdata[111]} {int_dac_top/top_dac1_int/tx_tdata[112]} {int_dac_top/top_dac1_int/tx_tdata[113]} {int_dac_top/top_dac1_int/tx_tdata[114]} {int_dac_top/top_dac1_int/tx_tdata[115]} {int_dac_top/top_dac1_int/tx_tdata[116]} {int_dac_top/top_dac1_int/tx_tdata[117]} {int_dac_top/top_dac1_int/tx_tdata[118]} {int_dac_top/top_dac1_int/tx_tdata[119]} {int_dac_top/top_dac1_int/tx_tdata[120]} {int_dac_top/top_dac1_int/tx_tdata[121]} {int_dac_top/top_dac1_int/tx_tdata[122]} {int_dac_top/top_dac1_int/tx_tdata[123]} {int_dac_top/top_dac1_int/tx_tdata[124]} {int_dac_top/top_dac1_int/tx_tdata[125]} {int_dac_top/top_dac1_int/tx_tdata[126]} {int_dac_top/top_dac1_int/tx_tdata[127]} {int_dac_top/top_dac1_int/tx_tdata[128]} {int_dac_top/top_dac1_int/tx_tdata[129]} {int_dac_top/top_dac1_int/tx_tdata[130]} {int_dac_top/top_dac1_int/tx_tdata[131]} {int_dac_top/top_dac1_int/tx_tdata[132]} {int_dac_top/top_dac1_int/tx_tdata[133]} {int_dac_top/top_dac1_int/tx_tdata[134]} {int_dac_top/top_dac1_int/tx_tdata[135]} {int_dac_top/top_dac1_int/tx_tdata[136]} {int_dac_top/top_dac1_int/tx_tdata[137]} {int_dac_top/top_dac1_int/tx_tdata[138]} {int_dac_top/top_dac1_int/tx_tdata[139]} {int_dac_top/top_dac1_int/tx_tdata[140]} {int_dac_top/top_dac1_int/tx_tdata[141]} {int_dac_top/top_dac1_int/tx_tdata[142]} {int_dac_top/top_dac1_int/tx_tdata[143]} {int_dac_top/top_dac1_int/tx_tdata[144]} {int_dac_top/top_dac1_int/tx_tdata[145]} {int_dac_top/top_dac1_int/tx_tdata[146]} {int_dac_top/top_dac1_int/tx_tdata[147]} {int_dac_top/top_dac1_int/tx_tdata[148]} {int_dac_top/top_dac1_int/tx_tdata[149]} {int_dac_top/top_dac1_int/tx_tdata[150]} {int_dac_top/top_dac1_int/tx_tdata[151]} {int_dac_top/top_dac1_int/tx_tdata[152]} {int_dac_top/top_dac1_int/tx_tdata[153]} {int_dac_top/top_dac1_int/tx_tdata[154]} {int_dac_top/top_dac1_int/tx_tdata[155]} {int_dac_top/top_dac1_int/tx_tdata[156]} {int_dac_top/top_dac1_int/tx_tdata[157]} {int_dac_top/top_dac1_int/tx_tdata[158]} {int_dac_top/top_dac1_int/tx_tdata[159]} {int_dac_top/top_dac1_int/tx_tdata[160]} {int_dac_top/top_dac1_int/tx_tdata[161]} {int_dac_top/top_dac1_int/tx_tdata[162]} {int_dac_top/top_dac1_int/tx_tdata[163]} {int_dac_top/top_dac1_int/tx_tdata[164]} {int_dac_top/top_dac1_int/tx_tdata[165]} {int_dac_top/top_dac1_int/tx_tdata[166]} {int_dac_top/top_dac1_int/tx_tdata[167]} {int_dac_top/top_dac1_int/tx_tdata[168]} {int_dac_top/top_dac1_int/tx_tdata[169]} {int_dac_top/top_dac1_int/tx_tdata[170]} {int_dac_top/top_dac1_int/tx_tdata[171]} {int_dac_top/top_dac1_int/tx_tdata[172]} {int_dac_top/top_dac1_int/tx_tdata[173]} {int_dac_top/top_dac1_int/tx_tdata[174]} {int_dac_top/top_dac1_int/tx_tdata[175]} {int_dac_top/top_dac1_int/tx_tdata[176]} {int_dac_top/top_dac1_int/tx_tdata[177]} {int_dac_top/top_dac1_int/tx_tdata[178]} {int_dac_top/top_dac1_int/tx_tdata[179]} {int_dac_top/top_dac1_int/tx_tdata[180]} {int_dac_top/top_dac1_int/tx_tdata[181]} {int_dac_top/top_dac1_int/tx_tdata[182]} {int_dac_top/top_dac1_int/tx_tdata[183]} {int_dac_top/top_dac1_int/tx_tdata[184]} {int_dac_top/top_dac1_int/tx_tdata[185]} {int_dac_top/top_dac1_int/tx_tdata[186]} {int_dac_top/top_dac1_int/tx_tdata[187]} {int_dac_top/top_dac1_int/tx_tdata[188]} {int_dac_top/top_dac1_int/tx_tdata[189]} {int_dac_top/top_dac1_int/tx_tdata[190]} {int_dac_top/top_dac1_int/tx_tdata[191]} {int_dac_top/top_dac1_int/tx_tdata[192]} {int_dac_top/top_dac1_int/tx_tdata[193]} {int_dac_top/top_dac1_int/tx_tdata[194]} {int_dac_top/top_dac1_int/tx_tdata[195]} {int_dac_top/top_dac1_int/tx_tdata[196]} {int_dac_top/top_dac1_int/tx_tdata[197]} {int_dac_top/top_dac1_int/tx_tdata[198]} {int_dac_top/top_dac1_int/tx_tdata[199]} {int_dac_top/top_dac1_int/tx_tdata[200]} {int_dac_top/top_dac1_int/tx_tdata[201]} {int_dac_top/top_dac1_int/tx_tdata[202]} {int_dac_top/top_dac1_int/tx_tdata[203]} {int_dac_top/top_dac1_int/tx_tdata[204]} {int_dac_top/top_dac1_int/tx_tdata[205]} {int_dac_top/top_dac1_int/tx_tdata[206]} {int_dac_top/top_dac1_int/tx_tdata[207]} {int_dac_top/top_dac1_int/tx_tdata[208]} {int_dac_top/top_dac1_int/tx_tdata[209]} {int_dac_top/top_dac1_int/tx_tdata[210]} {int_dac_top/top_dac1_int/tx_tdata[211]} {int_dac_top/top_dac1_int/tx_tdata[212]} {int_dac_top/top_dac1_int/tx_tdata[213]} {int_dac_top/top_dac1_int/tx_tdata[214]} {int_dac_top/top_dac1_int/tx_tdata[215]} {int_dac_top/top_dac1_int/tx_tdata[216]} {int_dac_top/top_dac1_int/tx_tdata[217]} {int_dac_top/top_dac1_int/tx_tdata[218]} {int_dac_top/top_dac1_int/tx_tdata[219]} {int_dac_top/top_dac1_int/tx_tdata[220]} {int_dac_top/top_dac1_int/tx_tdata[221]} {int_dac_top/top_dac1_int/tx_tdata[222]} {int_dac_top/top_dac1_int/tx_tdata[223]} {int_dac_top/top_dac1_int/tx_tdata[224]} {int_dac_top/top_dac1_int/tx_tdata[225]} {int_dac_top/top_dac1_int/tx_tdata[226]} {int_dac_top/top_dac1_int/tx_tdata[227]} {int_dac_top/top_dac1_int/tx_tdata[228]} {int_dac_top/top_dac1_int/tx_tdata[229]} {int_dac_top/top_dac1_int/tx_tdata[230]} {int_dac_top/top_dac1_int/tx_tdata[231]} {int_dac_top/top_dac1_int/tx_tdata[232]} {int_dac_top/top_dac1_int/tx_tdata[233]} {int_dac_top/top_dac1_int/tx_tdata[234]} {int_dac_top/top_dac1_int/tx_tdata[235]} {int_dac_top/top_dac1_int/tx_tdata[236]} {int_dac_top/top_dac1_int/tx_tdata[237]} {int_dac_top/top_dac1_int/tx_tdata[238]} {int_dac_top/top_dac1_int/tx_tdata[239]} {int_dac_top/top_dac1_int/tx_tdata[240]} {int_dac_top/top_dac1_int/tx_tdata[241]} {int_dac_top/top_dac1_int/tx_tdata[242]} {int_dac_top/top_dac1_int/tx_tdata[243]} {int_dac_top/top_dac1_int/tx_tdata[244]} {int_dac_top/top_dac1_int/tx_tdata[245]} {int_dac_top/top_dac1_int/tx_tdata[246]} {int_dac_top/top_dac1_int/tx_tdata[247]} {int_dac_top/top_dac1_int/tx_tdata[248]} {int_dac_top/top_dac1_int/tx_tdata[249]} {int_dac_top/top_dac1_int/tx_tdata[250]} {int_dac_top/top_dac1_int/tx_tdata[251]} {int_dac_top/top_dac1_int/tx_tdata[252]} {int_dac_top/top_dac1_int/tx_tdata[253]} {int_dac_top/top_dac1_int/tx_tdata[254]} {int_dac_top/top_dac1_int/tx_tdata[255]}]]
set_property src_info {type:XDC file:5 line:471 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:5 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:5 line:474 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe5 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:475 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property src_info {type:XDC file:5 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe6]
set_property src_info {type:XDC file:5 line:478 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe6 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
set_property src_info {type:XDC file:5 line:479 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property src_info {type:XDC file:5 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe7]
set_property src_info {type:XDC file:5 line:482 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe7 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:483 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property src_info {type:XDC file:5 line:485 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe8]
set_property src_info {type:XDC file:5 line:486 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe8 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
set_property src_info {type:XDC file:5 line:487 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property src_info {type:XDC file:5 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_1/probe9]
set_property src_info {type:XDC file:5 line:490 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe9 [get_nets [list {int_dac_top/top_dac3_int/tx_tdata[0]} {int_dac_top/top_dac3_int/tx_tdata[1]} {int_dac_top/top_dac3_int/tx_tdata[2]} {int_dac_top/top_dac3_int/tx_tdata[3]} {int_dac_top/top_dac3_int/tx_tdata[4]} {int_dac_top/top_dac3_int/tx_tdata[5]} {int_dac_top/top_dac3_int/tx_tdata[6]} {int_dac_top/top_dac3_int/tx_tdata[7]} {int_dac_top/top_dac3_int/tx_tdata[8]} {int_dac_top/top_dac3_int/tx_tdata[9]} {int_dac_top/top_dac3_int/tx_tdata[10]} {int_dac_top/top_dac3_int/tx_tdata[11]} {int_dac_top/top_dac3_int/tx_tdata[12]} {int_dac_top/top_dac3_int/tx_tdata[13]} {int_dac_top/top_dac3_int/tx_tdata[14]} {int_dac_top/top_dac3_int/tx_tdata[15]} {int_dac_top/top_dac3_int/tx_tdata[16]} {int_dac_top/top_dac3_int/tx_tdata[17]} {int_dac_top/top_dac3_int/tx_tdata[18]} {int_dac_top/top_dac3_int/tx_tdata[19]} {int_dac_top/top_dac3_int/tx_tdata[20]} {int_dac_top/top_dac3_int/tx_tdata[21]} {int_dac_top/top_dac3_int/tx_tdata[22]} {int_dac_top/top_dac3_int/tx_tdata[23]} {int_dac_top/top_dac3_int/tx_tdata[24]} {int_dac_top/top_dac3_int/tx_tdata[25]} {int_dac_top/top_dac3_int/tx_tdata[26]} {int_dac_top/top_dac3_int/tx_tdata[27]} {int_dac_top/top_dac3_int/tx_tdata[28]} {int_dac_top/top_dac3_int/tx_tdata[29]} {int_dac_top/top_dac3_int/tx_tdata[30]} {int_dac_top/top_dac3_int/tx_tdata[31]} {int_dac_top/top_dac3_int/tx_tdata[32]} {int_dac_top/top_dac3_int/tx_tdata[33]} {int_dac_top/top_dac3_int/tx_tdata[34]} {int_dac_top/top_dac3_int/tx_tdata[35]} {int_dac_top/top_dac3_int/tx_tdata[36]} {int_dac_top/top_dac3_int/tx_tdata[37]} {int_dac_top/top_dac3_int/tx_tdata[38]} {int_dac_top/top_dac3_int/tx_tdata[39]} {int_dac_top/top_dac3_int/tx_tdata[40]} {int_dac_top/top_dac3_int/tx_tdata[41]} {int_dac_top/top_dac3_int/tx_tdata[42]} {int_dac_top/top_dac3_int/tx_tdata[43]} {int_dac_top/top_dac3_int/tx_tdata[44]} {int_dac_top/top_dac3_int/tx_tdata[45]} {int_dac_top/top_dac3_int/tx_tdata[46]} {int_dac_top/top_dac3_int/tx_tdata[47]} {int_dac_top/top_dac3_int/tx_tdata[48]} {int_dac_top/top_dac3_int/tx_tdata[49]} {int_dac_top/top_dac3_int/tx_tdata[50]} {int_dac_top/top_dac3_int/tx_tdata[51]} {int_dac_top/top_dac3_int/tx_tdata[52]} {int_dac_top/top_dac3_int/tx_tdata[53]} {int_dac_top/top_dac3_int/tx_tdata[54]} {int_dac_top/top_dac3_int/tx_tdata[55]} {int_dac_top/top_dac3_int/tx_tdata[56]} {int_dac_top/top_dac3_int/tx_tdata[57]} {int_dac_top/top_dac3_int/tx_tdata[58]} {int_dac_top/top_dac3_int/tx_tdata[59]} {int_dac_top/top_dac3_int/tx_tdata[60]} {int_dac_top/top_dac3_int/tx_tdata[61]} {int_dac_top/top_dac3_int/tx_tdata[62]} {int_dac_top/top_dac3_int/tx_tdata[63]} {int_dac_top/top_dac3_int/tx_tdata[64]} {int_dac_top/top_dac3_int/tx_tdata[65]} {int_dac_top/top_dac3_int/tx_tdata[66]} {int_dac_top/top_dac3_int/tx_tdata[67]} {int_dac_top/top_dac3_int/tx_tdata[68]} {int_dac_top/top_dac3_int/tx_tdata[69]} {int_dac_top/top_dac3_int/tx_tdata[70]} {int_dac_top/top_dac3_int/tx_tdata[71]} {int_dac_top/top_dac3_int/tx_tdata[72]} {int_dac_top/top_dac3_int/tx_tdata[73]} {int_dac_top/top_dac3_int/tx_tdata[74]} {int_dac_top/top_dac3_int/tx_tdata[75]} {int_dac_top/top_dac3_int/tx_tdata[76]} {int_dac_top/top_dac3_int/tx_tdata[77]} {int_dac_top/top_dac3_int/tx_tdata[78]} {int_dac_top/top_dac3_int/tx_tdata[79]} {int_dac_top/top_dac3_int/tx_tdata[80]} {int_dac_top/top_dac3_int/tx_tdata[81]} {int_dac_top/top_dac3_int/tx_tdata[82]} {int_dac_top/top_dac3_int/tx_tdata[83]} {int_dac_top/top_dac3_int/tx_tdata[84]} {int_dac_top/top_dac3_int/tx_tdata[85]} {int_dac_top/top_dac3_int/tx_tdata[86]} {int_dac_top/top_dac3_int/tx_tdata[87]} {int_dac_top/top_dac3_int/tx_tdata[88]} {int_dac_top/top_dac3_int/tx_tdata[89]} {int_dac_top/top_dac3_int/tx_tdata[90]} {int_dac_top/top_dac3_int/tx_tdata[91]} {int_dac_top/top_dac3_int/tx_tdata[92]} {int_dac_top/top_dac3_int/tx_tdata[93]} {int_dac_top/top_dac3_int/tx_tdata[94]} {int_dac_top/top_dac3_int/tx_tdata[95]} {int_dac_top/top_dac3_int/tx_tdata[96]} {int_dac_top/top_dac3_int/tx_tdata[97]} {int_dac_top/top_dac3_int/tx_tdata[98]} {int_dac_top/top_dac3_int/tx_tdata[99]} {int_dac_top/top_dac3_int/tx_tdata[100]} {int_dac_top/top_dac3_int/tx_tdata[101]} {int_dac_top/top_dac3_int/tx_tdata[102]} {int_dac_top/top_dac3_int/tx_tdata[103]} {int_dac_top/top_dac3_int/tx_tdata[104]} {int_dac_top/top_dac3_int/tx_tdata[105]} {int_dac_top/top_dac3_int/tx_tdata[106]} {int_dac_top/top_dac3_int/tx_tdata[107]} {int_dac_top/top_dac3_int/tx_tdata[108]} {int_dac_top/top_dac3_int/tx_tdata[109]} {int_dac_top/top_dac3_int/tx_tdata[110]} {int_dac_top/top_dac3_int/tx_tdata[111]} {int_dac_top/top_dac3_int/tx_tdata[112]} {int_dac_top/top_dac3_int/tx_tdata[113]} {int_dac_top/top_dac3_int/tx_tdata[114]} {int_dac_top/top_dac3_int/tx_tdata[115]} {int_dac_top/top_dac3_int/tx_tdata[116]} {int_dac_top/top_dac3_int/tx_tdata[117]} {int_dac_top/top_dac3_int/tx_tdata[118]} {int_dac_top/top_dac3_int/tx_tdata[119]} {int_dac_top/top_dac3_int/tx_tdata[120]} {int_dac_top/top_dac3_int/tx_tdata[121]} {int_dac_top/top_dac3_int/tx_tdata[122]} {int_dac_top/top_dac3_int/tx_tdata[123]} {int_dac_top/top_dac3_int/tx_tdata[124]} {int_dac_top/top_dac3_int/tx_tdata[125]} {int_dac_top/top_dac3_int/tx_tdata[126]} {int_dac_top/top_dac3_int/tx_tdata[127]} {int_dac_top/top_dac3_int/tx_tdata[128]} {int_dac_top/top_dac3_int/tx_tdata[129]} {int_dac_top/top_dac3_int/tx_tdata[130]} {int_dac_top/top_dac3_int/tx_tdata[131]} {int_dac_top/top_dac3_int/tx_tdata[132]} {int_dac_top/top_dac3_int/tx_tdata[133]} {int_dac_top/top_dac3_int/tx_tdata[134]} {int_dac_top/top_dac3_int/tx_tdata[135]} {int_dac_top/top_dac3_int/tx_tdata[136]} {int_dac_top/top_dac3_int/tx_tdata[137]} {int_dac_top/top_dac3_int/tx_tdata[138]} {int_dac_top/top_dac3_int/tx_tdata[139]} {int_dac_top/top_dac3_int/tx_tdata[140]} {int_dac_top/top_dac3_int/tx_tdata[141]} {int_dac_top/top_dac3_int/tx_tdata[142]} {int_dac_top/top_dac3_int/tx_tdata[143]} {int_dac_top/top_dac3_int/tx_tdata[144]} {int_dac_top/top_dac3_int/tx_tdata[145]} {int_dac_top/top_dac3_int/tx_tdata[146]} {int_dac_top/top_dac3_int/tx_tdata[147]} {int_dac_top/top_dac3_int/tx_tdata[148]} {int_dac_top/top_dac3_int/tx_tdata[149]} {int_dac_top/top_dac3_int/tx_tdata[150]} {int_dac_top/top_dac3_int/tx_tdata[151]} {int_dac_top/top_dac3_int/tx_tdata[152]} {int_dac_top/top_dac3_int/tx_tdata[153]} {int_dac_top/top_dac3_int/tx_tdata[154]} {int_dac_top/top_dac3_int/tx_tdata[155]} {int_dac_top/top_dac3_int/tx_tdata[156]} {int_dac_top/top_dac3_int/tx_tdata[157]} {int_dac_top/top_dac3_int/tx_tdata[158]} {int_dac_top/top_dac3_int/tx_tdata[159]} {int_dac_top/top_dac3_int/tx_tdata[160]} {int_dac_top/top_dac3_int/tx_tdata[161]} {int_dac_top/top_dac3_int/tx_tdata[162]} {int_dac_top/top_dac3_int/tx_tdata[163]} {int_dac_top/top_dac3_int/tx_tdata[164]} {int_dac_top/top_dac3_int/tx_tdata[165]} {int_dac_top/top_dac3_int/tx_tdata[166]} {int_dac_top/top_dac3_int/tx_tdata[167]} {int_dac_top/top_dac3_int/tx_tdata[168]} {int_dac_top/top_dac3_int/tx_tdata[169]} {int_dac_top/top_dac3_int/tx_tdata[170]} {int_dac_top/top_dac3_int/tx_tdata[171]} {int_dac_top/top_dac3_int/tx_tdata[172]} {int_dac_top/top_dac3_int/tx_tdata[173]} {int_dac_top/top_dac3_int/tx_tdata[174]} {int_dac_top/top_dac3_int/tx_tdata[175]} {int_dac_top/top_dac3_int/tx_tdata[176]} {int_dac_top/top_dac3_int/tx_tdata[177]} {int_dac_top/top_dac3_int/tx_tdata[178]} {int_dac_top/top_dac3_int/tx_tdata[179]} {int_dac_top/top_dac3_int/tx_tdata[180]} {int_dac_top/top_dac3_int/tx_tdata[181]} {int_dac_top/top_dac3_int/tx_tdata[182]} {int_dac_top/top_dac3_int/tx_tdata[183]} {int_dac_top/top_dac3_int/tx_tdata[184]} {int_dac_top/top_dac3_int/tx_tdata[185]} {int_dac_top/top_dac3_int/tx_tdata[186]} {int_dac_top/top_dac3_int/tx_tdata[187]} {int_dac_top/top_dac3_int/tx_tdata[188]} {int_dac_top/top_dac3_int/tx_tdata[189]} {int_dac_top/top_dac3_int/tx_tdata[190]} {int_dac_top/top_dac3_int/tx_tdata[191]} {int_dac_top/top_dac3_int/tx_tdata[192]} {int_dac_top/top_dac3_int/tx_tdata[193]} {int_dac_top/top_dac3_int/tx_tdata[194]} {int_dac_top/top_dac3_int/tx_tdata[195]} {int_dac_top/top_dac3_int/tx_tdata[196]} {int_dac_top/top_dac3_int/tx_tdata[197]} {int_dac_top/top_dac3_int/tx_tdata[198]} {int_dac_top/top_dac3_int/tx_tdata[199]} {int_dac_top/top_dac3_int/tx_tdata[200]} {int_dac_top/top_dac3_int/tx_tdata[201]} {int_dac_top/top_dac3_int/tx_tdata[202]} {int_dac_top/top_dac3_int/tx_tdata[203]} {int_dac_top/top_dac3_int/tx_tdata[204]} {int_dac_top/top_dac3_int/tx_tdata[205]} {int_dac_top/top_dac3_int/tx_tdata[206]} {int_dac_top/top_dac3_int/tx_tdata[207]} {int_dac_top/top_dac3_int/tx_tdata[208]} {int_dac_top/top_dac3_int/tx_tdata[209]} {int_dac_top/top_dac3_int/tx_tdata[210]} {int_dac_top/top_dac3_int/tx_tdata[211]} {int_dac_top/top_dac3_int/tx_tdata[212]} {int_dac_top/top_dac3_int/tx_tdata[213]} {int_dac_top/top_dac3_int/tx_tdata[214]} {int_dac_top/top_dac3_int/tx_tdata[215]} {int_dac_top/top_dac3_int/tx_tdata[216]} {int_dac_top/top_dac3_int/tx_tdata[217]} {int_dac_top/top_dac3_int/tx_tdata[218]} {int_dac_top/top_dac3_int/tx_tdata[219]} {int_dac_top/top_dac3_int/tx_tdata[220]} {int_dac_top/top_dac3_int/tx_tdata[221]} {int_dac_top/top_dac3_int/tx_tdata[222]} {int_dac_top/top_dac3_int/tx_tdata[223]} {int_dac_top/top_dac3_int/tx_tdata[224]} {int_dac_top/top_dac3_int/tx_tdata[225]} {int_dac_top/top_dac3_int/tx_tdata[226]} {int_dac_top/top_dac3_int/tx_tdata[227]} {int_dac_top/top_dac3_int/tx_tdata[228]} {int_dac_top/top_dac3_int/tx_tdata[229]} {int_dac_top/top_dac3_int/tx_tdata[230]} {int_dac_top/top_dac3_int/tx_tdata[231]} {int_dac_top/top_dac3_int/tx_tdata[232]} {int_dac_top/top_dac3_int/tx_tdata[233]} {int_dac_top/top_dac3_int/tx_tdata[234]} {int_dac_top/top_dac3_int/tx_tdata[235]} {int_dac_top/top_dac3_int/tx_tdata[236]} {int_dac_top/top_dac3_int/tx_tdata[237]} {int_dac_top/top_dac3_int/tx_tdata[238]} {int_dac_top/top_dac3_int/tx_tdata[239]} {int_dac_top/top_dac3_int/tx_tdata[240]} {int_dac_top/top_dac3_int/tx_tdata[241]} {int_dac_top/top_dac3_int/tx_tdata[242]} {int_dac_top/top_dac3_int/tx_tdata[243]} {int_dac_top/top_dac3_int/tx_tdata[244]} {int_dac_top/top_dac3_int/tx_tdata[245]} {int_dac_top/top_dac3_int/tx_tdata[246]} {int_dac_top/top_dac3_int/tx_tdata[247]} {int_dac_top/top_dac3_int/tx_tdata[248]} {int_dac_top/top_dac3_int/tx_tdata[249]} {int_dac_top/top_dac3_int/tx_tdata[250]} {int_dac_top/top_dac3_int/tx_tdata[251]} {int_dac_top/top_dac3_int/tx_tdata[252]} {int_dac_top/top_dac3_int/tx_tdata[253]} {int_dac_top/top_dac3_int/tx_tdata[254]} {int_dac_top/top_dac3_int/tx_tdata[255]}]]
set_property src_info {type:XDC file:5 line:491 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property src_info {type:XDC file:5 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe10]
set_property src_info {type:XDC file:5 line:494 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe10 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:495 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property src_info {type:XDC file:5 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe11]
set_property src_info {type:XDC file:5 line:498 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe11 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
set_property src_info {type:XDC file:5 line:499 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property src_info {type:XDC file:5 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe12]
set_property src_info {type:XDC file:5 line:502 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe12 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
set_property src_info {type:XDC file:5 line:503 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property src_info {type:XDC file:5 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
set_property src_info {type:XDC file:5 line:506 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe13 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:507 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property src_info {type:XDC file:5 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_1/probe14]
set_property src_info {type:XDC file:5 line:510 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe14 [get_nets [list {int_dac_top/top_dac4_int/tx_tdata[0]} {int_dac_top/top_dac4_int/tx_tdata[1]} {int_dac_top/top_dac4_int/tx_tdata[2]} {int_dac_top/top_dac4_int/tx_tdata[3]} {int_dac_top/top_dac4_int/tx_tdata[4]} {int_dac_top/top_dac4_int/tx_tdata[5]} {int_dac_top/top_dac4_int/tx_tdata[6]} {int_dac_top/top_dac4_int/tx_tdata[7]} {int_dac_top/top_dac4_int/tx_tdata[8]} {int_dac_top/top_dac4_int/tx_tdata[9]} {int_dac_top/top_dac4_int/tx_tdata[10]} {int_dac_top/top_dac4_int/tx_tdata[11]} {int_dac_top/top_dac4_int/tx_tdata[12]} {int_dac_top/top_dac4_int/tx_tdata[13]} {int_dac_top/top_dac4_int/tx_tdata[14]} {int_dac_top/top_dac4_int/tx_tdata[15]} {int_dac_top/top_dac4_int/tx_tdata[16]} {int_dac_top/top_dac4_int/tx_tdata[17]} {int_dac_top/top_dac4_int/tx_tdata[18]} {int_dac_top/top_dac4_int/tx_tdata[19]} {int_dac_top/top_dac4_int/tx_tdata[20]} {int_dac_top/top_dac4_int/tx_tdata[21]} {int_dac_top/top_dac4_int/tx_tdata[22]} {int_dac_top/top_dac4_int/tx_tdata[23]} {int_dac_top/top_dac4_int/tx_tdata[24]} {int_dac_top/top_dac4_int/tx_tdata[25]} {int_dac_top/top_dac4_int/tx_tdata[26]} {int_dac_top/top_dac4_int/tx_tdata[27]} {int_dac_top/top_dac4_int/tx_tdata[28]} {int_dac_top/top_dac4_int/tx_tdata[29]} {int_dac_top/top_dac4_int/tx_tdata[30]} {int_dac_top/top_dac4_int/tx_tdata[31]} {int_dac_top/top_dac4_int/tx_tdata[32]} {int_dac_top/top_dac4_int/tx_tdata[33]} {int_dac_top/top_dac4_int/tx_tdata[34]} {int_dac_top/top_dac4_int/tx_tdata[35]} {int_dac_top/top_dac4_int/tx_tdata[36]} {int_dac_top/top_dac4_int/tx_tdata[37]} {int_dac_top/top_dac4_int/tx_tdata[38]} {int_dac_top/top_dac4_int/tx_tdata[39]} {int_dac_top/top_dac4_int/tx_tdata[40]} {int_dac_top/top_dac4_int/tx_tdata[41]} {int_dac_top/top_dac4_int/tx_tdata[42]} {int_dac_top/top_dac4_int/tx_tdata[43]} {int_dac_top/top_dac4_int/tx_tdata[44]} {int_dac_top/top_dac4_int/tx_tdata[45]} {int_dac_top/top_dac4_int/tx_tdata[46]} {int_dac_top/top_dac4_int/tx_tdata[47]} {int_dac_top/top_dac4_int/tx_tdata[48]} {int_dac_top/top_dac4_int/tx_tdata[49]} {int_dac_top/top_dac4_int/tx_tdata[50]} {int_dac_top/top_dac4_int/tx_tdata[51]} {int_dac_top/top_dac4_int/tx_tdata[52]} {int_dac_top/top_dac4_int/tx_tdata[53]} {int_dac_top/top_dac4_int/tx_tdata[54]} {int_dac_top/top_dac4_int/tx_tdata[55]} {int_dac_top/top_dac4_int/tx_tdata[56]} {int_dac_top/top_dac4_int/tx_tdata[57]} {int_dac_top/top_dac4_int/tx_tdata[58]} {int_dac_top/top_dac4_int/tx_tdata[59]} {int_dac_top/top_dac4_int/tx_tdata[60]} {int_dac_top/top_dac4_int/tx_tdata[61]} {int_dac_top/top_dac4_int/tx_tdata[62]} {int_dac_top/top_dac4_int/tx_tdata[63]} {int_dac_top/top_dac4_int/tx_tdata[64]} {int_dac_top/top_dac4_int/tx_tdata[65]} {int_dac_top/top_dac4_int/tx_tdata[66]} {int_dac_top/top_dac4_int/tx_tdata[67]} {int_dac_top/top_dac4_int/tx_tdata[68]} {int_dac_top/top_dac4_int/tx_tdata[69]} {int_dac_top/top_dac4_int/tx_tdata[70]} {int_dac_top/top_dac4_int/tx_tdata[71]} {int_dac_top/top_dac4_int/tx_tdata[72]} {int_dac_top/top_dac4_int/tx_tdata[73]} {int_dac_top/top_dac4_int/tx_tdata[74]} {int_dac_top/top_dac4_int/tx_tdata[75]} {int_dac_top/top_dac4_int/tx_tdata[76]} {int_dac_top/top_dac4_int/tx_tdata[77]} {int_dac_top/top_dac4_int/tx_tdata[78]} {int_dac_top/top_dac4_int/tx_tdata[79]} {int_dac_top/top_dac4_int/tx_tdata[80]} {int_dac_top/top_dac4_int/tx_tdata[81]} {int_dac_top/top_dac4_int/tx_tdata[82]} {int_dac_top/top_dac4_int/tx_tdata[83]} {int_dac_top/top_dac4_int/tx_tdata[84]} {int_dac_top/top_dac4_int/tx_tdata[85]} {int_dac_top/top_dac4_int/tx_tdata[86]} {int_dac_top/top_dac4_int/tx_tdata[87]} {int_dac_top/top_dac4_int/tx_tdata[88]} {int_dac_top/top_dac4_int/tx_tdata[89]} {int_dac_top/top_dac4_int/tx_tdata[90]} {int_dac_top/top_dac4_int/tx_tdata[91]} {int_dac_top/top_dac4_int/tx_tdata[92]} {int_dac_top/top_dac4_int/tx_tdata[93]} {int_dac_top/top_dac4_int/tx_tdata[94]} {int_dac_top/top_dac4_int/tx_tdata[95]} {int_dac_top/top_dac4_int/tx_tdata[96]} {int_dac_top/top_dac4_int/tx_tdata[97]} {int_dac_top/top_dac4_int/tx_tdata[98]} {int_dac_top/top_dac4_int/tx_tdata[99]} {int_dac_top/top_dac4_int/tx_tdata[100]} {int_dac_top/top_dac4_int/tx_tdata[101]} {int_dac_top/top_dac4_int/tx_tdata[102]} {int_dac_top/top_dac4_int/tx_tdata[103]} {int_dac_top/top_dac4_int/tx_tdata[104]} {int_dac_top/top_dac4_int/tx_tdata[105]} {int_dac_top/top_dac4_int/tx_tdata[106]} {int_dac_top/top_dac4_int/tx_tdata[107]} {int_dac_top/top_dac4_int/tx_tdata[108]} {int_dac_top/top_dac4_int/tx_tdata[109]} {int_dac_top/top_dac4_int/tx_tdata[110]} {int_dac_top/top_dac4_int/tx_tdata[111]} {int_dac_top/top_dac4_int/tx_tdata[112]} {int_dac_top/top_dac4_int/tx_tdata[113]} {int_dac_top/top_dac4_int/tx_tdata[114]} {int_dac_top/top_dac4_int/tx_tdata[115]} {int_dac_top/top_dac4_int/tx_tdata[116]} {int_dac_top/top_dac4_int/tx_tdata[117]} {int_dac_top/top_dac4_int/tx_tdata[118]} {int_dac_top/top_dac4_int/tx_tdata[119]} {int_dac_top/top_dac4_int/tx_tdata[120]} {int_dac_top/top_dac4_int/tx_tdata[121]} {int_dac_top/top_dac4_int/tx_tdata[122]} {int_dac_top/top_dac4_int/tx_tdata[123]} {int_dac_top/top_dac4_int/tx_tdata[124]} {int_dac_top/top_dac4_int/tx_tdata[125]} {int_dac_top/top_dac4_int/tx_tdata[126]} {int_dac_top/top_dac4_int/tx_tdata[127]} {int_dac_top/top_dac4_int/tx_tdata[128]} {int_dac_top/top_dac4_int/tx_tdata[129]} {int_dac_top/top_dac4_int/tx_tdata[130]} {int_dac_top/top_dac4_int/tx_tdata[131]} {int_dac_top/top_dac4_int/tx_tdata[132]} {int_dac_top/top_dac4_int/tx_tdata[133]} {int_dac_top/top_dac4_int/tx_tdata[134]} {int_dac_top/top_dac4_int/tx_tdata[135]} {int_dac_top/top_dac4_int/tx_tdata[136]} {int_dac_top/top_dac4_int/tx_tdata[137]} {int_dac_top/top_dac4_int/tx_tdata[138]} {int_dac_top/top_dac4_int/tx_tdata[139]} {int_dac_top/top_dac4_int/tx_tdata[140]} {int_dac_top/top_dac4_int/tx_tdata[141]} {int_dac_top/top_dac4_int/tx_tdata[142]} {int_dac_top/top_dac4_int/tx_tdata[143]} {int_dac_top/top_dac4_int/tx_tdata[144]} {int_dac_top/top_dac4_int/tx_tdata[145]} {int_dac_top/top_dac4_int/tx_tdata[146]} {int_dac_top/top_dac4_int/tx_tdata[147]} {int_dac_top/top_dac4_int/tx_tdata[148]} {int_dac_top/top_dac4_int/tx_tdata[149]} {int_dac_top/top_dac4_int/tx_tdata[150]} {int_dac_top/top_dac4_int/tx_tdata[151]} {int_dac_top/top_dac4_int/tx_tdata[152]} {int_dac_top/top_dac4_int/tx_tdata[153]} {int_dac_top/top_dac4_int/tx_tdata[154]} {int_dac_top/top_dac4_int/tx_tdata[155]} {int_dac_top/top_dac4_int/tx_tdata[156]} {int_dac_top/top_dac4_int/tx_tdata[157]} {int_dac_top/top_dac4_int/tx_tdata[158]} {int_dac_top/top_dac4_int/tx_tdata[159]} {int_dac_top/top_dac4_int/tx_tdata[160]} {int_dac_top/top_dac4_int/tx_tdata[161]} {int_dac_top/top_dac4_int/tx_tdata[162]} {int_dac_top/top_dac4_int/tx_tdata[163]} {int_dac_top/top_dac4_int/tx_tdata[164]} {int_dac_top/top_dac4_int/tx_tdata[165]} {int_dac_top/top_dac4_int/tx_tdata[166]} {int_dac_top/top_dac4_int/tx_tdata[167]} {int_dac_top/top_dac4_int/tx_tdata[168]} {int_dac_top/top_dac4_int/tx_tdata[169]} {int_dac_top/top_dac4_int/tx_tdata[170]} {int_dac_top/top_dac4_int/tx_tdata[171]} {int_dac_top/top_dac4_int/tx_tdata[172]} {int_dac_top/top_dac4_int/tx_tdata[173]} {int_dac_top/top_dac4_int/tx_tdata[174]} {int_dac_top/top_dac4_int/tx_tdata[175]} {int_dac_top/top_dac4_int/tx_tdata[176]} {int_dac_top/top_dac4_int/tx_tdata[177]} {int_dac_top/top_dac4_int/tx_tdata[178]} {int_dac_top/top_dac4_int/tx_tdata[179]} {int_dac_top/top_dac4_int/tx_tdata[180]} {int_dac_top/top_dac4_int/tx_tdata[181]} {int_dac_top/top_dac4_int/tx_tdata[182]} {int_dac_top/top_dac4_int/tx_tdata[183]} {int_dac_top/top_dac4_int/tx_tdata[184]} {int_dac_top/top_dac4_int/tx_tdata[185]} {int_dac_top/top_dac4_int/tx_tdata[186]} {int_dac_top/top_dac4_int/tx_tdata[187]} {int_dac_top/top_dac4_int/tx_tdata[188]} {int_dac_top/top_dac4_int/tx_tdata[189]} {int_dac_top/top_dac4_int/tx_tdata[190]} {int_dac_top/top_dac4_int/tx_tdata[191]} {int_dac_top/top_dac4_int/tx_tdata[192]} {int_dac_top/top_dac4_int/tx_tdata[193]} {int_dac_top/top_dac4_int/tx_tdata[194]} {int_dac_top/top_dac4_int/tx_tdata[195]} {int_dac_top/top_dac4_int/tx_tdata[196]} {int_dac_top/top_dac4_int/tx_tdata[197]} {int_dac_top/top_dac4_int/tx_tdata[198]} {int_dac_top/top_dac4_int/tx_tdata[199]} {int_dac_top/top_dac4_int/tx_tdata[200]} {int_dac_top/top_dac4_int/tx_tdata[201]} {int_dac_top/top_dac4_int/tx_tdata[202]} {int_dac_top/top_dac4_int/tx_tdata[203]} {int_dac_top/top_dac4_int/tx_tdata[204]} {int_dac_top/top_dac4_int/tx_tdata[205]} {int_dac_top/top_dac4_int/tx_tdata[206]} {int_dac_top/top_dac4_int/tx_tdata[207]} {int_dac_top/top_dac4_int/tx_tdata[208]} {int_dac_top/top_dac4_int/tx_tdata[209]} {int_dac_top/top_dac4_int/tx_tdata[210]} {int_dac_top/top_dac4_int/tx_tdata[211]} {int_dac_top/top_dac4_int/tx_tdata[212]} {int_dac_top/top_dac4_int/tx_tdata[213]} {int_dac_top/top_dac4_int/tx_tdata[214]} {int_dac_top/top_dac4_int/tx_tdata[215]} {int_dac_top/top_dac4_int/tx_tdata[216]} {int_dac_top/top_dac4_int/tx_tdata[217]} {int_dac_top/top_dac4_int/tx_tdata[218]} {int_dac_top/top_dac4_int/tx_tdata[219]} {int_dac_top/top_dac4_int/tx_tdata[220]} {int_dac_top/top_dac4_int/tx_tdata[221]} {int_dac_top/top_dac4_int/tx_tdata[222]} {int_dac_top/top_dac4_int/tx_tdata[223]} {int_dac_top/top_dac4_int/tx_tdata[224]} {int_dac_top/top_dac4_int/tx_tdata[225]} {int_dac_top/top_dac4_int/tx_tdata[226]} {int_dac_top/top_dac4_int/tx_tdata[227]} {int_dac_top/top_dac4_int/tx_tdata[228]} {int_dac_top/top_dac4_int/tx_tdata[229]} {int_dac_top/top_dac4_int/tx_tdata[230]} {int_dac_top/top_dac4_int/tx_tdata[231]} {int_dac_top/top_dac4_int/tx_tdata[232]} {int_dac_top/top_dac4_int/tx_tdata[233]} {int_dac_top/top_dac4_int/tx_tdata[234]} {int_dac_top/top_dac4_int/tx_tdata[235]} {int_dac_top/top_dac4_int/tx_tdata[236]} {int_dac_top/top_dac4_int/tx_tdata[237]} {int_dac_top/top_dac4_int/tx_tdata[238]} {int_dac_top/top_dac4_int/tx_tdata[239]} {int_dac_top/top_dac4_int/tx_tdata[240]} {int_dac_top/top_dac4_int/tx_tdata[241]} {int_dac_top/top_dac4_int/tx_tdata[242]} {int_dac_top/top_dac4_int/tx_tdata[243]} {int_dac_top/top_dac4_int/tx_tdata[244]} {int_dac_top/top_dac4_int/tx_tdata[245]} {int_dac_top/top_dac4_int/tx_tdata[246]} {int_dac_top/top_dac4_int/tx_tdata[247]} {int_dac_top/top_dac4_int/tx_tdata[248]} {int_dac_top/top_dac4_int/tx_tdata[249]} {int_dac_top/top_dac4_int/tx_tdata[250]} {int_dac_top/top_dac4_int/tx_tdata[251]} {int_dac_top/top_dac4_int/tx_tdata[252]} {int_dac_top/top_dac4_int/tx_tdata[253]} {int_dac_top/top_dac4_int/tx_tdata[254]} {int_dac_top/top_dac4_int/tx_tdata[255]}]]
set_property src_info {type:XDC file:5 line:511 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property src_info {type:XDC file:5 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe15]
set_property src_info {type:XDC file:5 line:514 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe15 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
set_property src_info {type:XDC file:5 line:515 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property src_info {type:XDC file:5 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe16]
set_property src_info {type:XDC file:5 line:518 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe16 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
set_property src_info {type:XDC file:5 line:519 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property src_info {type:XDC file:5 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe17]
set_property src_info {type:XDC file:5 line:522 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe17 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:523 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property src_info {type:XDC file:5 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_1/probe18]
set_property src_info {type:XDC file:5 line:526 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe18 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
set_property src_info {type:XDC file:5 line:527 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property src_info {type:XDC file:5 line:529 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_1/probe19]
set_property src_info {type:XDC file:5 line:530 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe19 [get_nets [list {int_dac_top/top_dac2_int/tx_tdata[0]} {int_dac_top/top_dac2_int/tx_tdata[1]} {int_dac_top/top_dac2_int/tx_tdata[2]} {int_dac_top/top_dac2_int/tx_tdata[3]} {int_dac_top/top_dac2_int/tx_tdata[4]} {int_dac_top/top_dac2_int/tx_tdata[5]} {int_dac_top/top_dac2_int/tx_tdata[6]} {int_dac_top/top_dac2_int/tx_tdata[7]} {int_dac_top/top_dac2_int/tx_tdata[8]} {int_dac_top/top_dac2_int/tx_tdata[9]} {int_dac_top/top_dac2_int/tx_tdata[10]} {int_dac_top/top_dac2_int/tx_tdata[11]} {int_dac_top/top_dac2_int/tx_tdata[12]} {int_dac_top/top_dac2_int/tx_tdata[13]} {int_dac_top/top_dac2_int/tx_tdata[14]} {int_dac_top/top_dac2_int/tx_tdata[15]} {int_dac_top/top_dac2_int/tx_tdata[16]} {int_dac_top/top_dac2_int/tx_tdata[17]} {int_dac_top/top_dac2_int/tx_tdata[18]} {int_dac_top/top_dac2_int/tx_tdata[19]} {int_dac_top/top_dac2_int/tx_tdata[20]} {int_dac_top/top_dac2_int/tx_tdata[21]} {int_dac_top/top_dac2_int/tx_tdata[22]} {int_dac_top/top_dac2_int/tx_tdata[23]} {int_dac_top/top_dac2_int/tx_tdata[24]} {int_dac_top/top_dac2_int/tx_tdata[25]} {int_dac_top/top_dac2_int/tx_tdata[26]} {int_dac_top/top_dac2_int/tx_tdata[27]} {int_dac_top/top_dac2_int/tx_tdata[28]} {int_dac_top/top_dac2_int/tx_tdata[29]} {int_dac_top/top_dac2_int/tx_tdata[30]} {int_dac_top/top_dac2_int/tx_tdata[31]} {int_dac_top/top_dac2_int/tx_tdata[32]} {int_dac_top/top_dac2_int/tx_tdata[33]} {int_dac_top/top_dac2_int/tx_tdata[34]} {int_dac_top/top_dac2_int/tx_tdata[35]} {int_dac_top/top_dac2_int/tx_tdata[36]} {int_dac_top/top_dac2_int/tx_tdata[37]} {int_dac_top/top_dac2_int/tx_tdata[38]} {int_dac_top/top_dac2_int/tx_tdata[39]} {int_dac_top/top_dac2_int/tx_tdata[40]} {int_dac_top/top_dac2_int/tx_tdata[41]} {int_dac_top/top_dac2_int/tx_tdata[42]} {int_dac_top/top_dac2_int/tx_tdata[43]} {int_dac_top/top_dac2_int/tx_tdata[44]} {int_dac_top/top_dac2_int/tx_tdata[45]} {int_dac_top/top_dac2_int/tx_tdata[46]} {int_dac_top/top_dac2_int/tx_tdata[47]} {int_dac_top/top_dac2_int/tx_tdata[48]} {int_dac_top/top_dac2_int/tx_tdata[49]} {int_dac_top/top_dac2_int/tx_tdata[50]} {int_dac_top/top_dac2_int/tx_tdata[51]} {int_dac_top/top_dac2_int/tx_tdata[52]} {int_dac_top/top_dac2_int/tx_tdata[53]} {int_dac_top/top_dac2_int/tx_tdata[54]} {int_dac_top/top_dac2_int/tx_tdata[55]} {int_dac_top/top_dac2_int/tx_tdata[56]} {int_dac_top/top_dac2_int/tx_tdata[57]} {int_dac_top/top_dac2_int/tx_tdata[58]} {int_dac_top/top_dac2_int/tx_tdata[59]} {int_dac_top/top_dac2_int/tx_tdata[60]} {int_dac_top/top_dac2_int/tx_tdata[61]} {int_dac_top/top_dac2_int/tx_tdata[62]} {int_dac_top/top_dac2_int/tx_tdata[63]} {int_dac_top/top_dac2_int/tx_tdata[64]} {int_dac_top/top_dac2_int/tx_tdata[65]} {int_dac_top/top_dac2_int/tx_tdata[66]} {int_dac_top/top_dac2_int/tx_tdata[67]} {int_dac_top/top_dac2_int/tx_tdata[68]} {int_dac_top/top_dac2_int/tx_tdata[69]} {int_dac_top/top_dac2_int/tx_tdata[70]} {int_dac_top/top_dac2_int/tx_tdata[71]} {int_dac_top/top_dac2_int/tx_tdata[72]} {int_dac_top/top_dac2_int/tx_tdata[73]} {int_dac_top/top_dac2_int/tx_tdata[74]} {int_dac_top/top_dac2_int/tx_tdata[75]} {int_dac_top/top_dac2_int/tx_tdata[76]} {int_dac_top/top_dac2_int/tx_tdata[77]} {int_dac_top/top_dac2_int/tx_tdata[78]} {int_dac_top/top_dac2_int/tx_tdata[79]} {int_dac_top/top_dac2_int/tx_tdata[80]} {int_dac_top/top_dac2_int/tx_tdata[81]} {int_dac_top/top_dac2_int/tx_tdata[82]} {int_dac_top/top_dac2_int/tx_tdata[83]} {int_dac_top/top_dac2_int/tx_tdata[84]} {int_dac_top/top_dac2_int/tx_tdata[85]} {int_dac_top/top_dac2_int/tx_tdata[86]} {int_dac_top/top_dac2_int/tx_tdata[87]} {int_dac_top/top_dac2_int/tx_tdata[88]} {int_dac_top/top_dac2_int/tx_tdata[89]} {int_dac_top/top_dac2_int/tx_tdata[90]} {int_dac_top/top_dac2_int/tx_tdata[91]} {int_dac_top/top_dac2_int/tx_tdata[92]} {int_dac_top/top_dac2_int/tx_tdata[93]} {int_dac_top/top_dac2_int/tx_tdata[94]} {int_dac_top/top_dac2_int/tx_tdata[95]} {int_dac_top/top_dac2_int/tx_tdata[96]} {int_dac_top/top_dac2_int/tx_tdata[97]} {int_dac_top/top_dac2_int/tx_tdata[98]} {int_dac_top/top_dac2_int/tx_tdata[99]} {int_dac_top/top_dac2_int/tx_tdata[100]} {int_dac_top/top_dac2_int/tx_tdata[101]} {int_dac_top/top_dac2_int/tx_tdata[102]} {int_dac_top/top_dac2_int/tx_tdata[103]} {int_dac_top/top_dac2_int/tx_tdata[104]} {int_dac_top/top_dac2_int/tx_tdata[105]} {int_dac_top/top_dac2_int/tx_tdata[106]} {int_dac_top/top_dac2_int/tx_tdata[107]} {int_dac_top/top_dac2_int/tx_tdata[108]} {int_dac_top/top_dac2_int/tx_tdata[109]} {int_dac_top/top_dac2_int/tx_tdata[110]} {int_dac_top/top_dac2_int/tx_tdata[111]} {int_dac_top/top_dac2_int/tx_tdata[112]} {int_dac_top/top_dac2_int/tx_tdata[113]} {int_dac_top/top_dac2_int/tx_tdata[114]} {int_dac_top/top_dac2_int/tx_tdata[115]} {int_dac_top/top_dac2_int/tx_tdata[116]} {int_dac_top/top_dac2_int/tx_tdata[117]} {int_dac_top/top_dac2_int/tx_tdata[118]} {int_dac_top/top_dac2_int/tx_tdata[119]} {int_dac_top/top_dac2_int/tx_tdata[120]} {int_dac_top/top_dac2_int/tx_tdata[121]} {int_dac_top/top_dac2_int/tx_tdata[122]} {int_dac_top/top_dac2_int/tx_tdata[123]} {int_dac_top/top_dac2_int/tx_tdata[124]} {int_dac_top/top_dac2_int/tx_tdata[125]} {int_dac_top/top_dac2_int/tx_tdata[126]} {int_dac_top/top_dac2_int/tx_tdata[127]} {int_dac_top/top_dac2_int/tx_tdata[128]} {int_dac_top/top_dac2_int/tx_tdata[129]} {int_dac_top/top_dac2_int/tx_tdata[130]} {int_dac_top/top_dac2_int/tx_tdata[131]} {int_dac_top/top_dac2_int/tx_tdata[132]} {int_dac_top/top_dac2_int/tx_tdata[133]} {int_dac_top/top_dac2_int/tx_tdata[134]} {int_dac_top/top_dac2_int/tx_tdata[135]} {int_dac_top/top_dac2_int/tx_tdata[136]} {int_dac_top/top_dac2_int/tx_tdata[137]} {int_dac_top/top_dac2_int/tx_tdata[138]} {int_dac_top/top_dac2_int/tx_tdata[139]} {int_dac_top/top_dac2_int/tx_tdata[140]} {int_dac_top/top_dac2_int/tx_tdata[141]} {int_dac_top/top_dac2_int/tx_tdata[142]} {int_dac_top/top_dac2_int/tx_tdata[143]} {int_dac_top/top_dac2_int/tx_tdata[144]} {int_dac_top/top_dac2_int/tx_tdata[145]} {int_dac_top/top_dac2_int/tx_tdata[146]} {int_dac_top/top_dac2_int/tx_tdata[147]} {int_dac_top/top_dac2_int/tx_tdata[148]} {int_dac_top/top_dac2_int/tx_tdata[149]} {int_dac_top/top_dac2_int/tx_tdata[150]} {int_dac_top/top_dac2_int/tx_tdata[151]} {int_dac_top/top_dac2_int/tx_tdata[152]} {int_dac_top/top_dac2_int/tx_tdata[153]} {int_dac_top/top_dac2_int/tx_tdata[154]} {int_dac_top/top_dac2_int/tx_tdata[155]} {int_dac_top/top_dac2_int/tx_tdata[156]} {int_dac_top/top_dac2_int/tx_tdata[157]} {int_dac_top/top_dac2_int/tx_tdata[158]} {int_dac_top/top_dac2_int/tx_tdata[159]} {int_dac_top/top_dac2_int/tx_tdata[160]} {int_dac_top/top_dac2_int/tx_tdata[161]} {int_dac_top/top_dac2_int/tx_tdata[162]} {int_dac_top/top_dac2_int/tx_tdata[163]} {int_dac_top/top_dac2_int/tx_tdata[164]} {int_dac_top/top_dac2_int/tx_tdata[165]} {int_dac_top/top_dac2_int/tx_tdata[166]} {int_dac_top/top_dac2_int/tx_tdata[167]} {int_dac_top/top_dac2_int/tx_tdata[168]} {int_dac_top/top_dac2_int/tx_tdata[169]} {int_dac_top/top_dac2_int/tx_tdata[170]} {int_dac_top/top_dac2_int/tx_tdata[171]} {int_dac_top/top_dac2_int/tx_tdata[172]} {int_dac_top/top_dac2_int/tx_tdata[173]} {int_dac_top/top_dac2_int/tx_tdata[174]} {int_dac_top/top_dac2_int/tx_tdata[175]} {int_dac_top/top_dac2_int/tx_tdata[176]} {int_dac_top/top_dac2_int/tx_tdata[177]} {int_dac_top/top_dac2_int/tx_tdata[178]} {int_dac_top/top_dac2_int/tx_tdata[179]} {int_dac_top/top_dac2_int/tx_tdata[180]} {int_dac_top/top_dac2_int/tx_tdata[181]} {int_dac_top/top_dac2_int/tx_tdata[182]} {int_dac_top/top_dac2_int/tx_tdata[183]} {int_dac_top/top_dac2_int/tx_tdata[184]} {int_dac_top/top_dac2_int/tx_tdata[185]} {int_dac_top/top_dac2_int/tx_tdata[186]} {int_dac_top/top_dac2_int/tx_tdata[187]} {int_dac_top/top_dac2_int/tx_tdata[188]} {int_dac_top/top_dac2_int/tx_tdata[189]} {int_dac_top/top_dac2_int/tx_tdata[190]} {int_dac_top/top_dac2_int/tx_tdata[191]} {int_dac_top/top_dac2_int/tx_tdata[192]} {int_dac_top/top_dac2_int/tx_tdata[193]} {int_dac_top/top_dac2_int/tx_tdata[194]} {int_dac_top/top_dac2_int/tx_tdata[195]} {int_dac_top/top_dac2_int/tx_tdata[196]} {int_dac_top/top_dac2_int/tx_tdata[197]} {int_dac_top/top_dac2_int/tx_tdata[198]} {int_dac_top/top_dac2_int/tx_tdata[199]} {int_dac_top/top_dac2_int/tx_tdata[200]} {int_dac_top/top_dac2_int/tx_tdata[201]} {int_dac_top/top_dac2_int/tx_tdata[202]} {int_dac_top/top_dac2_int/tx_tdata[203]} {int_dac_top/top_dac2_int/tx_tdata[204]} {int_dac_top/top_dac2_int/tx_tdata[205]} {int_dac_top/top_dac2_int/tx_tdata[206]} {int_dac_top/top_dac2_int/tx_tdata[207]} {int_dac_top/top_dac2_int/tx_tdata[208]} {int_dac_top/top_dac2_int/tx_tdata[209]} {int_dac_top/top_dac2_int/tx_tdata[210]} {int_dac_top/top_dac2_int/tx_tdata[211]} {int_dac_top/top_dac2_int/tx_tdata[212]} {int_dac_top/top_dac2_int/tx_tdata[213]} {int_dac_top/top_dac2_int/tx_tdata[214]} {int_dac_top/top_dac2_int/tx_tdata[215]} {int_dac_top/top_dac2_int/tx_tdata[216]} {int_dac_top/top_dac2_int/tx_tdata[217]} {int_dac_top/top_dac2_int/tx_tdata[218]} {int_dac_top/top_dac2_int/tx_tdata[219]} {int_dac_top/top_dac2_int/tx_tdata[220]} {int_dac_top/top_dac2_int/tx_tdata[221]} {int_dac_top/top_dac2_int/tx_tdata[222]} {int_dac_top/top_dac2_int/tx_tdata[223]} {int_dac_top/top_dac2_int/tx_tdata[224]} {int_dac_top/top_dac2_int/tx_tdata[225]} {int_dac_top/top_dac2_int/tx_tdata[226]} {int_dac_top/top_dac2_int/tx_tdata[227]} {int_dac_top/top_dac2_int/tx_tdata[228]} {int_dac_top/top_dac2_int/tx_tdata[229]} {int_dac_top/top_dac2_int/tx_tdata[230]} {int_dac_top/top_dac2_int/tx_tdata[231]} {int_dac_top/top_dac2_int/tx_tdata[232]} {int_dac_top/top_dac2_int/tx_tdata[233]} {int_dac_top/top_dac2_int/tx_tdata[234]} {int_dac_top/top_dac2_int/tx_tdata[235]} {int_dac_top/top_dac2_int/tx_tdata[236]} {int_dac_top/top_dac2_int/tx_tdata[237]} {int_dac_top/top_dac2_int/tx_tdata[238]} {int_dac_top/top_dac2_int/tx_tdata[239]} {int_dac_top/top_dac2_int/tx_tdata[240]} {int_dac_top/top_dac2_int/tx_tdata[241]} {int_dac_top/top_dac2_int/tx_tdata[242]} {int_dac_top/top_dac2_int/tx_tdata[243]} {int_dac_top/top_dac2_int/tx_tdata[244]} {int_dac_top/top_dac2_int/tx_tdata[245]} {int_dac_top/top_dac2_int/tx_tdata[246]} {int_dac_top/top_dac2_int/tx_tdata[247]} {int_dac_top/top_dac2_int/tx_tdata[248]} {int_dac_top/top_dac2_int/tx_tdata[249]} {int_dac_top/top_dac2_int/tx_tdata[250]} {int_dac_top/top_dac2_int/tx_tdata[251]} {int_dac_top/top_dac2_int/tx_tdata[252]} {int_dac_top/top_dac2_int/tx_tdata[253]} {int_dac_top/top_dac2_int/tx_tdata[254]} {int_dac_top/top_dac2_int/tx_tdata[255]}]]
set_property src_info {type:XDC file:5 line:531 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property src_info {type:XDC file:5 line:533 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property src_info {type:XDC file:5 line:534 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe20 [get_nets [list int_dac_top/top_dac2_int/syncb_buf]]
set_property src_info {type:XDC file:5 line:535 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property src_info {type:XDC file:5 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property src_info {type:XDC file:5 line:538 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe21 [get_nets [list int_dac_top/top_dac3_int/syncb_buf]]
set_property src_info {type:XDC file:5 line:539 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property src_info {type:XDC file:5 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property src_info {type:XDC file:5 line:542 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe22 [get_nets [list int_dac_top/top_dac1_int/syncb_buf]]
set_property src_info {type:XDC file:5 line:543 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property src_info {type:XDC file:5 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property src_info {type:XDC file:5 line:546 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe23 [get_nets [list int_dac_top/top_dac4_int/syncb_buf]]
set_property src_info {type:XDC file:5 line:547 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property src_info {type:XDC file:5 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property src_info {type:XDC file:5 line:550 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe24 [get_nets [list int_dac_top/top_dac3_int/syncb_logic]]
set_property src_info {type:XDC file:5 line:551 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property src_info {type:XDC file:5 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property src_info {type:XDC file:5 line:554 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe25 [get_nets [list int_dac_top/top_dac2_int/syncb_logic]]
set_property src_info {type:XDC file:5 line:555 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property src_info {type:XDC file:5 line:557 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property src_info {type:XDC file:5 line:558 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe26 [get_nets [list int_dac_top/top_dac1_int/syncb_logic]]
set_property src_info {type:XDC file:5 line:559 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property src_info {type:XDC file:5 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property src_info {type:XDC file:5 line:562 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe27 [get_nets [list int_dac_top/top_dac4_int/syncb_logic]]
set_property src_info {type:XDC file:5 line:563 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
set_property src_info {type:XDC file:5 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property src_info {type:XDC file:5 line:566 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe28 [get_nets [list sysref_logic]]
set_property src_info {type:XDC file:5 line:567 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
set_property src_info {type:XDC file:5 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property src_info {type:XDC file:5 line:570 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe29 [get_nets [list int_dac_top/top_dac3_int/tx_aresetn]]
set_property src_info {type:XDC file:5 line:571 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
set_property src_info {type:XDC file:5 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property src_info {type:XDC file:5 line:574 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe30 [get_nets [list int_dac_top/top_dac4_int/tx_aresetn]]
set_property src_info {type:XDC file:5 line:575 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
set_property src_info {type:XDC file:5 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property src_info {type:XDC file:5 line:578 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe31 [get_nets [list int_dac_top/top_dac2_int/tx_aresetn]]
set_property src_info {type:XDC file:5 line:579 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
set_property src_info {type:XDC file:5 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property src_info {type:XDC file:5 line:582 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe32 [get_nets [list int_dac_top/top_dac1_int/tx_aresetn]]
set_property src_info {type:XDC file:5 line:583 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_2 ila
set_property src_info {type:XDC file:5 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
set_property src_info {type:XDC file:5 line:593 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/clk [get_nets [list u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1]]
set_property src_info {type:XDC file:5 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property src_info {type:XDC file:5 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property src_info {type:XDC file:5 line:596 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe0 [get_nets [list adc1_sync]]
set_property src_info {type:XDC file:5 line:597 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property src_info {type:XDC file:5 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property src_info {type:XDC file:5 line:600 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe1 [get_nets [list adc2_sync]]
set_property src_info {type:XDC file:5 line:601 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property src_info {type:XDC file:5 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property src_info {type:XDC file:5 line:604 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe2 [get_nets [list adc3_sync]]
set_property src_info {type:XDC file:5 line:605 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property src_info {type:XDC file:5 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
set_property src_info {type:XDC file:5 line:608 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe3 [get_nets [list adc4_sync]]
set_property src_info {type:XDC file:5 line:609 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_3 ila
set_property src_info {type:XDC file:5 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
set_property src_info {type:XDC file:5 line:619 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/clk [get_nets [list u_clock_module/da_clk_moudle/inst/clk_out1]]
set_property src_info {type:XDC file:5 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property src_info {type:XDC file:5 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
set_property src_info {type:XDC file:5 line:622 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe0 [get_nets [list int_dac_top/top_dac3_int/common0_pll_lock_out]]
set_property src_info {type:XDC file:5 line:623 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property src_info {type:XDC file:5 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe1]
set_property src_info {type:XDC file:5 line:626 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe1 [get_nets [list int_dac_top/top_dac4_int/common0_pll_lock_out]]
set_property src_info {type:XDC file:5 line:627 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property src_info {type:XDC file:5 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe2]
set_property src_info {type:XDC file:5 line:630 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe2 [get_nets [list int_dac_top/top_dac2_int/common0_pll_lock_out]]
set_property src_info {type:XDC file:5 line:631 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property src_info {type:XDC file:5 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
set_property src_info {type:XDC file:5 line:634 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe3 [get_nets [list int_dac_top/top_dac1_int/common0_pll_lock_out]]
set_property src_info {type:XDC file:5 line:635 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
set_property src_info {type:XDC file:5 line:637 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
set_property src_info {type:XDC file:5 line:638 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe4 [get_nets [list int_dac_top/top_dac2_int/common1_pll_lock_out]]
set_property src_info {type:XDC file:5 line:639 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
set_property src_info {type:XDC file:5 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
set_property src_info {type:XDC file:5 line:642 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe5 [get_nets [list int_dac_top/top_dac3_int/common1_pll_lock_out]]
set_property src_info {type:XDC file:5 line:643 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
set_property src_info {type:XDC file:5 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
set_property src_info {type:XDC file:5 line:646 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe6 [get_nets [list int_dac_top/top_dac1_int/common1_pll_lock_out]]
set_property src_info {type:XDC file:5 line:647 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
set_property src_info {type:XDC file:5 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property src_info {type:XDC file:5 line:650 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe7 [get_nets [list int_dac_top/top_dac4_int/common1_pll_lock_out]]
set_property src_info {type:XDC file:5 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:654 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets edk_clk]
