// Seed: 636885133
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4
);
  wire [1 'b0 : -1 'h0] id_6;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    output supply1 id_0,
    input tri1 _id_1,
    input tri id_2
);
  parameter id_4 = -1;
  logic [id_1 : id_1  |  id_1] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_5 = id_1;
endmodule
module module_2 (
    input wire id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3
);
  if (1 - 1) begin : LABEL_0
    wire id_5;
  end else begin : LABEL_1
    assign id_1 = id_3;
  end
  wire id_6;
  ;
endmodule
