<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Universal Software Radio Peripheral: usrp_basic_tx Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Universal Software Radio Peripheral
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classusrp__basic__tx-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">usrp_basic_tx Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>class for accessing the transmit side of the USRP  
 <a href="classusrp__basic__tx.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="usrp__basic_8h_source.html">usrp_basic.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for usrp_basic_tx:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classusrp__basic__tx.png" usemap="#usrp_5Fbasic_5Ftx_map" alt=""/>
  <map id="usrp_5Fbasic_5Ftx_map" name="usrp_basic_tx_map">
<area href="classusrp__basic.html" title="abstract base class for usrp operations " alt="usrp_basic" shape="rect" coords="0,56,109,80"/>
<area href="classusrp__standard__tx.html" title="The C++ interface the transmit side of the USRPThis is the recommended interface to USRP transmit fun..." alt="usrp_standard_tx" shape="rect" coords="0,168,109,192"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1742407fda891ebf3eea8f297310e455"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a1742407fda891ebf3eea8f297310e455">~usrp_basic_tx</a> ()</td></tr>
<tr class="separator:a1742407fda891ebf3eea8f297310e455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d29f5416c2db61e74e1938aa22af72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a51d29f5416c2db61e74e1938aa22af72">set_fpga_tx_sample_rate_divisor</a> (unsigned int div)</td></tr>
<tr class="memdesc:a51d29f5416c2db61e74e1938aa22af72"><td class="mdescLeft">&#160;</td><td class="mdescRight">tell the fpga the rate tx samples are going to the D/A's  <a href="#a51d29f5416c2db61e74e1938aa22af72">More...</a><br /></td></tr>
<tr class="separator:a51d29f5416c2db61e74e1938aa22af72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd15899a23869336f455fa948b725af"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a0dd15899a23869336f455fa948b725af">write</a> (const void *buf, int len, bool *underrun)</td></tr>
<tr class="memdesc:a0dd15899a23869336f455fa948b725af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to the A/D's via the FPGA.  <a href="#a0dd15899a23869336f455fa948b725af">More...</a><br /></td></tr>
<tr class="separator:a0dd15899a23869336f455fa948b725af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6486f2bff896af6109a338d7d954d50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ad6486f2bff896af6109a338d7d954d50">wait_for_completion</a> ()</td></tr>
<tr class="separator:ad6486f2bff896af6109a338d7d954d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eefc136417ea3a75a296c1b6dbbd470"><td class="memItemLeft" align="right" valign="top">virtual long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a4eefc136417ea3a75a296c1b6dbbd470">converter_rate</a> () const </td></tr>
<tr class="memdesc:a4eefc136417ea3a75a296c1b6dbbd470"><td class="mdescLeft">&#160;</td><td class="mdescRight">sampling rate of D/A converter  <a href="#a4eefc136417ea3a75a296c1b6dbbd470">More...</a><br /></td></tr>
<tr class="separator:a4eefc136417ea3a75a296c1b6dbbd470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618be27f79f9ab769f33ead42c9283a7"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a618be27f79f9ab769f33ead42c9283a7">dac_rate</a> () const </td></tr>
<tr class="separator:a618be27f79f9ab769f33ead42c9283a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ef6153080bcd83637c87df6ea1d478"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">daughterboard_id</a> (int which_side) const </td></tr>
<tr class="memdesc:a25ef6153080bcd83637c87df6ea1d478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return daughterboard ID for given side [0,1].  <a href="#a25ef6153080bcd83637c87df6ea1d478">More...</a><br /></td></tr>
<tr class="separator:a25ef6153080bcd83637c87df6ea1d478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d950d5f8a8969e17525cee918d9bd06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a5d950d5f8a8969e17525cee918d9bd06">set_pga</a> (int which_amp, double gain_in_db)</td></tr>
<tr class="memdesc:a5d950d5f8a8969e17525cee918d9bd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Programmable Gain Amplifier (PGA)  <a href="#a5d950d5f8a8969e17525cee918d9bd06">More...</a><br /></td></tr>
<tr class="separator:a5d950d5f8a8969e17525cee918d9bd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7764a14b980820287ebe3d50a303fbd"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#aa7764a14b980820287ebe3d50a303fbd">pga</a> (int which_amp) const </td></tr>
<tr class="memdesc:aa7764a14b980820287ebe3d50a303fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return programmable gain amplifier gain setting in dB.  <a href="#aa7764a14b980820287ebe3d50a303fbd">More...</a><br /></td></tr>
<tr class="separator:aa7764a14b980820287ebe3d50a303fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cae37094ad8d1a0095fc058649829d0"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a7cae37094ad8d1a0095fc058649829d0">pga_min</a> () const </td></tr>
<tr class="memdesc:a7cae37094ad8d1a0095fc058649829d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return minimum legal PGA gain in dB.  <a href="#a7cae37094ad8d1a0095fc058649829d0">More...</a><br /></td></tr>
<tr class="separator:a7cae37094ad8d1a0095fc058649829d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac451445ef6cffdffb9e7817c3885f367"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ac451445ef6cffdffb9e7817c3885f367">pga_max</a> () const </td></tr>
<tr class="memdesc:ac451445ef6cffdffb9e7817c3885f367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return maximum legal PGA gain in dB.  <a href="#ac451445ef6cffdffb9e7817c3885f367">More...</a><br /></td></tr>
<tr class="separator:ac451445ef6cffdffb9e7817c3885f367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f1b5ab8940fba58fe01d64727deb40"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ac8f1b5ab8940fba58fe01d64727deb40">pga_db_per_step</a> () const </td></tr>
<tr class="memdesc:ac8f1b5ab8940fba58fe01d64727deb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return hardware step size of PGA (linear in dB).  <a href="#ac8f1b5ab8940fba58fe01d64727deb40">More...</a><br /></td></tr>
<tr class="separator:ac8f1b5ab8940fba58fe01d64727deb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecdfcb63c28d66b2f036156e33f20d8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a0ecdfcb63c28d66b2f036156e33f20d8">_write_oe</a> (int which_side, int value, int mask)</td></tr>
<tr class="memdesc:a0ecdfcb63c28d66b2f036156e33f20d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write direction register (output enables) for pins that go to daughterboard.  <a href="#a0ecdfcb63c28d66b2f036156e33f20d8">More...</a><br /></td></tr>
<tr class="separator:a0ecdfcb63c28d66b2f036156e33f20d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a1a1db062ac7d3d4625c95770353ff"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a19a1a1db062ac7d3d4625c95770353ff">write_io</a> (int which_side, int value, int mask)</td></tr>
<tr class="memdesc:a19a1a1db062ac7d3d4625c95770353ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard i/o pin value.  <a href="#a19a1a1db062ac7d3d4625c95770353ff">More...</a><br /></td></tr>
<tr class="separator:a19a1a1db062ac7d3d4625c95770353ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b21bcc2798026f5a1555e9ca4c899f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ad5b21bcc2798026f5a1555e9ca4c899f">read_io</a> (int which_side, int *value)</td></tr>
<tr class="memdesc:ad5b21bcc2798026f5a1555e9ca4c899f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#ad5b21bcc2798026f5a1555e9ca4c899f">More...</a><br /></td></tr>
<tr class="separator:ad5b21bcc2798026f5a1555e9ca4c899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98999c00a4d121c09a234b23c63d8b42"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a98999c00a4d121c09a234b23c63d8b42">read_io</a> (int which_side)</td></tr>
<tr class="memdesc:a98999c00a4d121c09a234b23c63d8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#a98999c00a4d121c09a234b23c63d8b42">More...</a><br /></td></tr>
<tr class="separator:a98999c00a4d121c09a234b23c63d8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6076561547b3912ea535334e6e6d4c2f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a6076561547b3912ea535334e6e6d4c2f">write_refclk</a> (int which_side, int value)</td></tr>
<tr class="memdesc:a6076561547b3912ea535334e6e6d4c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard refclk config register.  <a href="#a6076561547b3912ea535334e6e6d4c2f">More...</a><br /></td></tr>
<tr class="separator:a6076561547b3912ea535334e6e6d4c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfd094ce093e5d46fcad5531ee20570"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a8cfd094ce093e5d46fcad5531ee20570">write_atr_mask</a> (int which_side, int value)</td></tr>
<tr class="separator:a8cfd094ce093e5d46fcad5531ee20570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c224f2e92a07ded29fc6dedba8c2d7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#af4c224f2e92a07ded29fc6dedba8c2d7">write_atr_txval</a> (int which_side, int value)</td></tr>
<tr class="separator:af4c224f2e92a07ded29fc6dedba8c2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b222b0ba0a365db87ab74731325d5b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a01b222b0ba0a365db87ab74731325d5b">write_atr_rxval</a> (int which_side, int value)</td></tr>
<tr class="separator:a01b222b0ba0a365db87ab74731325d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3f6eda1859921bb7c0f26d2dd1163d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a2d3f6eda1859921bb7c0f26d2dd1163d">write_aux_dac</a> (int which_side, int which_dac, int value)</td></tr>
<tr class="memdesc:a2d3f6eda1859921bb7c0f26d2dd1163d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#a2d3f6eda1859921bb7c0f26d2dd1163d">More...</a><br /></td></tr>
<tr class="separator:a2d3f6eda1859921bb7c0f26d2dd1163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237f04837e77f428551b6b66217f8d9b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a237f04837e77f428551b6b66217f8d9b">read_aux_adc</a> (int which_side, int which_adc, int *value)</td></tr>
<tr class="memdesc:a237f04837e77f428551b6b66217f8d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a237f04837e77f428551b6b66217f8d9b">More...</a><br /></td></tr>
<tr class="separator:a237f04837e77f428551b6b66217f8d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1037a256b87c10e54e5650f80052cdc0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a1037a256b87c10e54e5650f80052cdc0">read_aux_adc</a> (int which_side, int which_adc)</td></tr>
<tr class="memdesc:a1037a256b87c10e54e5650f80052cdc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a1037a256b87c10e54e5650f80052cdc0">More...</a><br /></td></tr>
<tr class="separator:a1037a256b87c10e54e5650f80052cdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d88f6bddfb24f2ad375b65b935ac6e9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a3d88f6bddfb24f2ad375b65b935ac6e9">block_size</a> () const </td></tr>
<tr class="memdesc:a3d88f6bddfb24f2ad375b65b935ac6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns current fusb block size  <a href="#a3d88f6bddfb24f2ad375b65b935ac6e9">More...</a><br /></td></tr>
<tr class="separator:a3d88f6bddfb24f2ad375b65b935ac6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d16b0d8e96d5124b6392bc44014124d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a3d16b0d8e96d5124b6392bc44014124d">start</a> ()</td></tr>
<tr class="separator:a3d16b0d8e96d5124b6392bc44014124d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c5851e72e29e86af914da5c7f62cf8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ab1c5851e72e29e86af914da5c7f62cf8">stop</a> ()</td></tr>
<tr class="separator:ab1c5851e72e29e86af914da5c7f62cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classusrp__basic"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classusrp__basic')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classusrp__basic.html">usrp_basic</a></td></tr>
<tr class="memitem:a01313a5f1c8e0eea1a1ff26388e25f78 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic</a> ()</td></tr>
<tr class="separator:a01313a5f1c8e0eea1a1ff26388e25f78 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb1f58ca819437d7f43ad87574bd6da inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8eb1f58ca819437d7f43ad87574bd6da">db</a> () const </td></tr>
<tr class="separator:a8eb1f58ca819437d7f43ad87574bd6da inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3dfe1821b5aa2438a014fd7ca579f4 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9e3dfe1821b5aa2438a014fd7ca579f4">db</a> (int which_side)</td></tr>
<tr class="separator:a9e3dfe1821b5aa2438a014fd7ca579f4 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61af504df443a9d846ecf909871f1481 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid</a> (const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;ss)</td></tr>
<tr class="memdesc:a61af504df443a9d846ecf909871f1481 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">is the subdev_spec valid?  <a href="#a61af504df443a9d846ecf909871f1481">More...</a><br /></td></tr>
<tr class="separator:a61af504df443a9d846ecf909871f1481 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648de1479d7632b59bf2732f231ddbe0 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top"><a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev</a> (const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;ss)</td></tr>
<tr class="memdesc:a648de1479d7632b59bf2732f231ddbe0 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">given a subdev_spec, return the corresponding daughterboard object.  <a href="#a648de1479d7632b59bf2732f231ddbe0">More...</a><br /></td></tr>
<tr class="separator:a648de1479d7632b59bf2732f231ddbe0 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244d4aa01bb6a054cd5bd0998ce2a09a inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a244d4aa01bb6a054cd5bd0998ce2a09a">fpga_master_clock_freq</a> () const </td></tr>
<tr class="memdesc:a244d4aa01bb6a054cd5bd0998ce2a09a inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">return frequency of master oscillator on USRP  <a href="#a244d4aa01bb6a054cd5bd0998ce2a09a">More...</a><br /></td></tr>
<tr class="separator:a244d4aa01bb6a054cd5bd0998ce2a09a inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825640d1de15253b5bae18762a0e403e inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a825640d1de15253b5bae18762a0e403e">set_fpga_master_clock_freq</a> (long master_clock)</td></tr>
<tr class="separator:a825640d1de15253b5bae18762a0e403e inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530c23ff633c630530ec491c368a755d inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate</a> () const </td></tr>
<tr class="separator:a530c23ff633c630530ec491c368a755d inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae200e6eb7dbbaf81a3c1353a401f97d3 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae200e6eb7dbbaf81a3c1353a401f97d3">set_verbose</a> (bool on)</td></tr>
<tr class="separator:ae200e6eb7dbbaf81a3c1353a401f97d3 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3900d37e951b83c938669f5fa0255866 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a3900d37e951b83c938669f5fa0255866">write_eeprom</a> (int i2c_addr, int eeprom_offset, const std::string buf)</td></tr>
<tr class="memdesc:a3900d37e951b83c938669f5fa0255866 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write EEPROM on motherboard or any daughterboard.  <a href="#a3900d37e951b83c938669f5fa0255866">More...</a><br /></td></tr>
<tr class="separator:a3900d37e951b83c938669f5fa0255866 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe7a2f10626831304091babff21dc0d inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aefe7a2f10626831304091babff21dc0d">read_eeprom</a> (int i2c_addr, int eeprom_offset, int len)</td></tr>
<tr class="memdesc:aefe7a2f10626831304091babff21dc0d inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read EEPROM on motherboard or any daughterboard.  <a href="#aefe7a2f10626831304091babff21dc0d">More...</a><br /></td></tr>
<tr class="separator:aefe7a2f10626831304091babff21dc0d inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664e5aa3a3fb8a4c50b752906fcb79a0 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a664e5aa3a3fb8a4c50b752906fcb79a0">write_i2c</a> (int i2c_addr, const std::string buf)</td></tr>
<tr class="memdesc:a664e5aa3a3fb8a4c50b752906fcb79a0 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to I2C peripheral.  <a href="#a664e5aa3a3fb8a4c50b752906fcb79a0">More...</a><br /></td></tr>
<tr class="separator:a664e5aa3a3fb8a4c50b752906fcb79a0 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab284caa2e15464f62aa80ad1f540ecc5 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab284caa2e15464f62aa80ad1f540ecc5">read_i2c</a> (int i2c_addr, int len)</td></tr>
<tr class="memdesc:ab284caa2e15464f62aa80ad1f540ecc5 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from I2C peripheral.  <a href="#ab284caa2e15464f62aa80ad1f540ecc5">More...</a><br /></td></tr>
<tr class="separator:ab284caa2e15464f62aa80ad1f540ecc5 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e07c8d85aa220aaf150e27dd8b545f inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad0e07c8d85aa220aaf150e27dd8b545f">set_adc_offset</a> (int which_adc, int offset)</td></tr>
<tr class="memdesc:ad0e07c8d85aa220aaf150e27dd8b545f inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC offset correction.  <a href="#ad0e07c8d85aa220aaf150e27dd8b545f">More...</a><br /></td></tr>
<tr class="separator:ad0e07c8d85aa220aaf150e27dd8b545f inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18f4a02c0efcac10f8e9406ca7a57a7 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab18f4a02c0efcac10f8e9406ca7a57a7">set_dac_offset</a> (int which_dac, int offset, int offset_pin)</td></tr>
<tr class="memdesc:ab18f4a02c0efcac10f8e9406ca7a57a7 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DAC offset correction.  <a href="#ab18f4a02c0efcac10f8e9406ca7a57a7">More...</a><br /></td></tr>
<tr class="separator:ab18f4a02c0efcac10f8e9406ca7a57a7 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fc801cbafa85040a3d39be03d27a62 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a97fc801cbafa85040a3d39be03d27a62">set_adc_buffer_bypass</a> (int which_adc, bool bypass)</td></tr>
<tr class="memdesc:a97fc801cbafa85040a3d39be03d27a62 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control ADC input buffer.  <a href="#a97fc801cbafa85040a3d39be03d27a62">More...</a><br /></td></tr>
<tr class="separator:a97fc801cbafa85040a3d39be03d27a62 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20cc324fca8d089226d5a6dfc3d3668 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af20cc324fca8d089226d5a6dfc3d3668">set_dc_offset_cl_enable</a> (int bits, int mask)</td></tr>
<tr class="memdesc:af20cc324fca8d089226d5a6dfc3d3668 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable automatic DC offset removal control loop in FPGA.  <a href="#af20cc324fca8d089226d5a6dfc3d3668">More...</a><br /></td></tr>
<tr class="separator:af20cc324fca8d089226d5a6dfc3d3668 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a71308412a67eaf825c13399faa078 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a70a71308412a67eaf825c13399faa078">serial_number</a> ()</td></tr>
<tr class="memdesc:a70a71308412a67eaf825c13399faa078 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the usrp's serial number.  <a href="#a70a71308412a67eaf825c13399faa078">More...</a><br /></td></tr>
<tr class="separator:a70a71308412a67eaf825c13399faa078 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f4070830b0db3fd0c3addb97ce966e inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a70f4070830b0db3fd0c3addb97ce966e">write_atr_tx_delay</a> (int value)</td></tr>
<tr class="memdesc:a70f4070830b0db3fd0c3addb97ce966e inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock ticks to delay rising of T/R signal.  <a href="#a70f4070830b0db3fd0c3addb97ce966e">More...</a><br /></td></tr>
<tr class="separator:a70f4070830b0db3fd0c3addb97ce966e inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b95b1ca0e2616c1b3808892fdda1b0 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad9b95b1ca0e2616c1b3808892fdda1b0">write_atr_rx_delay</a> (int value)</td></tr>
<tr class="memdesc:ad9b95b1ca0e2616c1b3808892fdda1b0 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock ticks to delay falling edge of T/R signal.  <a href="#ad9b95b1ca0e2616c1b3808892fdda1b0">More...</a><br /></td></tr>
<tr class="separator:ad9b95b1ca0e2616c1b3808892fdda1b0 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f96a90c91ed6e74bfc6a91691a7fa2 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_amp, double gain_in_db)</td></tr>
<tr class="memdesc:a52f96a90c91ed6e74bfc6a91691a7fa2 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Programmable Gain Amplifier(PGA)  <a href="#a52f96a90c91ed6e74bfc6a91691a7fa2">More...</a><br /></td></tr>
<tr class="separator:a52f96a90c91ed6e74bfc6a91691a7fa2 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25d56e74572309a87397f0fce1a102b inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_amp) const </td></tr>
<tr class="memdesc:ac25d56e74572309a87397f0fce1a102b inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return programmable gain amplifier gain setting in dB.  <a href="#ac25d56e74572309a87397f0fce1a102b">More...</a><br /></td></tr>
<tr class="separator:ac25d56e74572309a87397f0fce1a102b inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95453e5bb4d0ed4c05b1ea64c880170a inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a95453e5bb4d0ed4c05b1ea64c880170a">common_pga_min</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a95453e5bb4d0ed4c05b1ea64c880170a inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return minimum legal PGA gain in dB.  <a href="#a95453e5bb4d0ed4c05b1ea64c880170a">More...</a><br /></td></tr>
<tr class="separator:a95453e5bb4d0ed4c05b1ea64c880170a inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd5c384b9d2cd4e412939c3b7b7ac79 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a7dd5c384b9d2cd4e412939c3b7b7ac79">common_pga_max</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a7dd5c384b9d2cd4e412939c3b7b7ac79 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return maximum legal PGA gain in dB.  <a href="#a7dd5c384b9d2cd4e412939c3b7b7ac79">More...</a><br /></td></tr>
<tr class="separator:a7dd5c384b9d2cd4e412939c3b7b7ac79 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cfd0e5675618f773c5466bd235a369 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a06cfd0e5675618f773c5466bd235a369">common_pga_db_per_step</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a06cfd0e5675618f773c5466bd235a369 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return hardware step size of PGA(linear in dB).  <a href="#a06cfd0e5675618f773c5466bd235a369">More...</a><br /></td></tr>
<tr class="separator:a06cfd0e5675618f773c5466bd235a369 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ce78134eea035e42464123356096e4 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a09ce78134eea035e42464123356096e4">_common_write_oe</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value, int mask)</td></tr>
<tr class="memdesc:a09ce78134eea035e42464123356096e4 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write direction register(output enables) for pins that go to daughterboard.  <a href="#a09ce78134eea035e42464123356096e4">More...</a><br /></td></tr>
<tr class="separator:a09ce78134eea035e42464123356096e4 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3120592af4df79d38d253c98c633ae inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#acf3120592af4df79d38d253c98c633ae">common_write_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value, int mask)</td></tr>
<tr class="memdesc:acf3120592af4df79d38d253c98c633ae inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard i/o pin value.  <a href="#acf3120592af4df79d38d253c98c633ae">More...</a><br /></td></tr>
<tr class="separator:acf3120592af4df79d38d253c98c633ae inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e33b5762cd9c80a714806fa6fa2244 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">common_read_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int *value)</td></tr>
<tr class="memdesc:af7e33b5762cd9c80a714806fa6fa2244 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#af7e33b5762cd9c80a714806fa6fa2244">More...</a><br /></td></tr>
<tr class="separator:af7e33b5762cd9c80a714806fa6fa2244 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217f6865ef04d1111c2c1d3e7b4260f5 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a217f6865ef04d1111c2c1d3e7b4260f5">common_read_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side)</td></tr>
<tr class="memdesc:a217f6865ef04d1111c2c1d3e7b4260f5 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#a217f6865ef04d1111c2c1d3e7b4260f5">More...</a><br /></td></tr>
<tr class="separator:a217f6865ef04d1111c2c1d3e7b4260f5 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad673bc49b311e29ab01727c5933ea028 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad673bc49b311e29ab01727c5933ea028">common_write_refclk</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="memdesc:ad673bc49b311e29ab01727c5933ea028 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard refclk config register.  <a href="#ad673bc49b311e29ab01727c5933ea028">More...</a><br /></td></tr>
<tr class="separator:ad673bc49b311e29ab01727c5933ea028 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0997e93568c71e5432c2445b1ebcc991 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a0997e93568c71e5432c2445b1ebcc991">common_write_atr_mask</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="memdesc:a0997e93568c71e5432c2445b1ebcc991 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic Transmit/Receive switching.  <a href="#a0997e93568c71e5432c2445b1ebcc991">More...</a><br /></td></tr>
<tr class="separator:a0997e93568c71e5432c2445b1ebcc991 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e38a0f9f98390b712709812e3387af inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a26e38a0f9f98390b712709812e3387af">common_write_atr_txval</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="separator:a26e38a0f9f98390b712709812e3387af inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89eda6a96bc7f4d2d634da793eccbc20 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a89eda6a96bc7f4d2d634da793eccbc20">common_write_atr_rxval</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="separator:a89eda6a96bc7f4d2d634da793eccbc20 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7354a9c4f7e961cb1b541c970a8d009 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac7354a9c4f7e961cb1b541c970a8d009">common_write_aux_dac</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_dac, int value)</td></tr>
<tr class="memdesc:ac7354a9c4f7e961cb1b541c970a8d009 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#ac7354a9c4f7e961cb1b541c970a8d009">More...</a><br /></td></tr>
<tr class="separator:ac7354a9c4f7e961cb1b541c970a8d009 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bd03473a98cf3776f1988914c1a5ce inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">common_read_aux_adc</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_adc, int *value)</td></tr>
<tr class="memdesc:a37bd03473a98cf3776f1988914c1a5ce inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a37bd03473a98cf3776f1988914c1a5ce">More...</a><br /></td></tr>
<tr class="separator:a37bd03473a98cf3776f1988914c1a5ce inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84d66e92dc16fdc104fae9341f1e64f inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab84d66e92dc16fdc104fae9341f1e64f">common_read_aux_adc</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_adc)</td></tr>
<tr class="memdesc:ab84d66e92dc16fdc104fae9341f1e64f inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#ab84d66e92dc16fdc104fae9341f1e64f">More...</a><br /></td></tr>
<tr class="separator:ab84d66e92dc16fdc104fae9341f1e64f inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585f9c7df7084a6acb29bd6d7950892 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4585f9c7df7084a6acb29bd6d7950892">_set_led</a> (int which_led, bool on)</td></tr>
<tr class="separator:a4585f9c7df7084a6acb29bd6d7950892 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bdb9be69f27eb3a0530cba9536d0f4 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg</a> (int regno, int value)</td></tr>
<tr class="memdesc:ac5bdb9be69f27eb3a0530cba9536d0f4 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write FPGA register.  <a href="#ac5bdb9be69f27eb3a0530cba9536d0f4">More...</a><br /></td></tr>
<tr class="separator:ac5bdb9be69f27eb3a0530cba9536d0f4 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa26bd8164bd5782adf7fbe00b3d411 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg</a> (int regno, int *value)</td></tr>
<tr class="memdesc:a4fa26bd8164bd5782adf7fbe00b3d411 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FPGA register.  <a href="#a4fa26bd8164bd5782adf7fbe00b3d411">More...</a><br /></td></tr>
<tr class="separator:a4fa26bd8164bd5782adf7fbe00b3d411 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1f167a1c96dd0ed4589afc6c9fad6c inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#abf1f167a1c96dd0ed4589afc6c9fad6c">_read_fpga_reg</a> (int regno)</td></tr>
<tr class="memdesc:abf1f167a1c96dd0ed4589afc6c9fad6c inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FPGA register.  <a href="#abf1f167a1c96dd0ed4589afc6c9fad6c">More...</a><br /></td></tr>
<tr class="separator:abf1f167a1c96dd0ed4589afc6c9fad6c inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c200dc2d39d68d7a77e92859c5228a0 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked</a> (int regno, int value, int mask)</td></tr>
<tr class="memdesc:a0c200dc2d39d68d7a77e92859c5228a0 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write FPGA register with mask.  <a href="#a0c200dc2d39d68d7a77e92859c5228a0">More...</a><br /></td></tr>
<tr class="separator:a0c200dc2d39d68d7a77e92859c5228a0 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a25444c83f59f7517d0ff687d2ff053 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862</a> (int which_codec, int regno, unsigned char value)</td></tr>
<tr class="memdesc:a8a25444c83f59f7517d0ff687d2ff053 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write AD9862 register.  <a href="#a8a25444c83f59f7517d0ff687d2ff053">More...</a><br /></td></tr>
<tr class="separator:a8a25444c83f59f7517d0ff687d2ff053 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3814dc28edce07e3b5cb48bb3ebdf244 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862</a> (int which_codec, int regno, unsigned char *value) const </td></tr>
<tr class="memdesc:a3814dc28edce07e3b5cb48bb3ebdf244 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read AD9862 register.  <a href="#a3814dc28edce07e3b5cb48bb3ebdf244">More...</a><br /></td></tr>
<tr class="separator:a3814dc28edce07e3b5cb48bb3ebdf244 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28278c9ff7a33b3a151c561ab037b9f inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad28278c9ff7a33b3a151c561ab037b9f">_read_9862</a> (int which_codec, int regno) const </td></tr>
<tr class="memdesc:ad28278c9ff7a33b3a151c561ab037b9f inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read AD9862 register.  <a href="#ad28278c9ff7a33b3a151c561ab037b9f">More...</a><br /></td></tr>
<tr class="separator:ad28278c9ff7a33b3a151c561ab037b9f inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf100fafc406ef75faafcf3e38df7849 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aaf100fafc406ef75faafcf3e38df7849">_write_spi</a> (int optional_header, int enables, int format, std::string buf)</td></tr>
<tr class="memdesc:aaf100fafc406ef75faafcf3e38df7849 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to SPI bus peripheral.  <a href="#aaf100fafc406ef75faafcf3e38df7849">More...</a><br /></td></tr>
<tr class="separator:aaf100fafc406ef75faafcf3e38df7849 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b54622fec87c2ed9c7808078931371f inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9b54622fec87c2ed9c7808078931371f">_read_spi</a> (int optional_header, int enables, int format, int len)</td></tr>
<tr class="separator:a9b54622fec87c2ed9c7808078931371f inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4291ecf3cc0870baaa12644143182db4 inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4291ecf3cc0870baaa12644143182db4">start</a> ()</td></tr>
<tr class="memdesc:a4291ecf3cc0870baaa12644143182db4 inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start data transfers. Called in base class to derived class order.  <a href="#a4291ecf3cc0870baaa12644143182db4">More...</a><br /></td></tr>
<tr class="separator:a4291ecf3cc0870baaa12644143182db4 inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69292bbc3b47b5ca85d4c0404dc4a58a inherit pub_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a69292bbc3b47b5ca85d4c0404dc4a58a">stop</a> ()</td></tr>
<tr class="memdesc:a69292bbc3b47b5ca85d4c0404dc4a58a inherit pub_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop data transfers. Called in base class to derived class order.  <a href="#a69292bbc3b47b5ca85d4c0404dc4a58a">More...</a><br /></td></tr>
<tr class="separator:a69292bbc3b47b5ca85d4c0404dc4a58a inherit pub_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:aee3b2b573a324ca3d8374566543f28ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classusrp__basic__tx.html">usrp_basic_tx</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#aee3b2b573a324ca3d8374566543f28ce">make</a> (int which_board, int fusb_block_size=0, int fusb_nblocks=0, const std::string fpga_filename=&quot;&quot;, const std::string firmware_filename=&quot;&quot;)</td></tr>
<tr class="memdesc:aee3b2b573a324ca3d8374566543f28ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">invokes constructor, returns instance or 0 if trouble  <a href="#aee3b2b573a324ca3d8374566543f28ce">More...</a><br /></td></tr>
<tr class="separator:aee3b2b573a324ca3d8374566543f28ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ab8bb942f1c956624553ac18b0a838bd6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx</a> (int which_board, int fusb_block_size=0, int fusb_nblocks=0, const std::string fpga_filename=&quot;&quot;, const std::string firmware_filename=&quot;&quot;)</td></tr>
<tr class="separator:ab8bb942f1c956624553ac18b0a838bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13148a03a6d6df2be95679bc2bbea896"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable</a> (bool on)</td></tr>
<tr class="separator:a13148a03a6d6df2be95679bc2bbea896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b24a807ade928dc5e57e823002f6d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ada7b24a807ade928dc5e57e823002f6d">tx_enable</a> () const </td></tr>
<tr class="separator:ada7b24a807ade928dc5e57e823002f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2298762ed6e3f39c000a141a4964e181"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a2298762ed6e3f39c000a141a4964e181">disable_tx</a> ()</td></tr>
<tr class="separator:a2298762ed6e3f39c000a141a4964e181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd7dc05a7767f38ce25b407a705c2d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#a7dd7dc05a7767f38ce25b407a705c2d5">restore_tx</a> (bool on)</td></tr>
<tr class="separator:a7dd7dc05a7767f38ce25b407a705c2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e8934cb2136fd9c1f0bb2677991df0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic__tx.html#ac9e8934cb2136fd9c1f0bb2677991df0">probe_tx_slots</a> (bool verbose)</td></tr>
<tr class="separator:ac9e8934cb2136fd9c1f0bb2677991df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classusrp__basic"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classusrp__basic')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classusrp__basic.html">usrp_basic</a></td></tr>
<tr class="memitem:afaae41796f1468062d4ad237322baf9e inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afaae41796f1468062d4ad237322baf9e">shutdown_daughterboards</a> ()</td></tr>
<tr class="separator:afaae41796f1468062d4ad237322baf9e inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4d1ef184ad622c7f84a6f940614b9b inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9d4d1ef184ad622c7f84a6f940614b9b">init_db</a> (<a class="el" href="db__base_8h.html#a4847231f7e2f85d0a0f4a5ed78b25ee7">usrp_basic_sptr</a> u)</td></tr>
<tr class="separator:a9d4d1ef184ad622c7f84a6f940614b9b inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72f072eb9220e798019b60b3fe48af6 inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic</a> (int which_board, <a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a> *open_interface(<a class="el" href="libusb__types_8h.html#a6a41e56fed0168fbd7abd9359c805bf1">libusb_device</a> *dev), const std::string fpga_filename=&quot;&quot;, const std::string firmware_filename=&quot;&quot;)</td></tr>
<tr class="separator:ac72f072eb9220e798019b60b3fe48af6 inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77535750946e7d8443a76941a9611cae inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate</a> (int <a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate</a>)</td></tr>
<tr class="memdesc:a77535750946e7d8443a76941a9611cae inherit pro_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">advise <a class="el" href="classusrp__basic.html" title="abstract base class for usrp operations ">usrp_basic</a> of usb data rate (bytes/sec)  <a href="#a77535750946e7d8443a76941a9611cae">More...</a><br /></td></tr>
<tr class="separator:a77535750946e7d8443a76941a9611cae inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8870a35e0bdc63ee6655b5264a6d142 inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab8870a35e0bdc63ee6655b5264a6d142">_write_aux_dac</a> (int slot, int which_dac, int value)</td></tr>
<tr class="memdesc:ab8870a35e0bdc63ee6655b5264a6d142 inherit pro_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#ab8870a35e0bdc63ee6655b5264a6d142">More...</a><br /></td></tr>
<tr class="separator:ab8870a35e0bdc63ee6655b5264a6d142 inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92d2e9630ec614eedc61858756cce1 inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc</a> (int slot, int which_adc, int *value)</td></tr>
<tr class="memdesc:a8f92d2e9630ec614eedc61858756cce1 inherit pro_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a8f92d2e9630ec614eedc61858756cce1">More...</a><br /></td></tr>
<tr class="separator:a8f92d2e9630ec614eedc61858756cce1 inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aadef5c105459794b22a135730e7480 inherit pro_methods_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a2aadef5c105459794b22a135730e7480">_read_aux_adc</a> (int slot, int which_adc)</td></tr>
<tr class="memdesc:a2aadef5c105459794b22a135730e7480 inherit pro_methods_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a2aadef5c105459794b22a135730e7480">More...</a><br /></td></tr>
<tr class="separator:a2aadef5c105459794b22a135730e7480 inherit pro_methods_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_attribs_classusrp__basic"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classusrp__basic')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classusrp__basic.html">usrp_basic</a></td></tr>
<tr class="memitem:a364d3e56a0749a90cc5de2ac378e6863 inherit pub_static_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a> = -99999</td></tr>
<tr class="memdesc:a364d3e56a0749a90cc5de2ac378e6863 inherit pub_static_attribs_classusrp__basic"><td class="mdescLeft">&#160;</td><td class="mdescRight">magic value used on alternate register read interfaces  <a href="#a364d3e56a0749a90cc5de2ac378e6863">More...</a><br /></td></tr>
<tr class="separator:a364d3e56a0749a90cc5de2ac378e6863 inherit pub_static_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classusrp__basic"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classusrp__basic')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classusrp__basic.html">usrp_basic</a></td></tr>
<tr class="memitem:aad5f6f17a9fde484c67e7dbdd0491f74 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top"><a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a></td></tr>
<tr class="separator:aad5f6f17a9fde484c67e7dbdd0491f74 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747a3cfca6d00b8d2960b4692ae36bc2 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">struct libusb_context *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a747a3cfca6d00b8d2960b4692ae36bc2">d_ctx</a></td></tr>
<tr class="separator:a747a3cfca6d00b8d2960b4692ae36bc2 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5297f0010c8f39cfe4fff838b113a4 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4e5297f0010c8f39cfe4fff838b113a4">d_usb_data_rate</a></td></tr>
<tr class="separator:a4e5297f0010c8f39cfe4fff838b113a4 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6b6839b9ba385d93684c3497c3fb16 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a1d6b6839b9ba385d93684c3497c3fb16">d_bytes_per_poll</a></td></tr>
<tr class="separator:a1d6b6839b9ba385d93684c3497c3fb16 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0fecbe64f35fef20293c27dc33a0b0 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a></td></tr>
<tr class="separator:a6d0fecbe64f35fef20293c27dc33a0b0 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa81d2ee842dd6eef04c422276f52d1d inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afa81d2ee842dd6eef04c422276f52d1d">d_fpga_master_clock_freq</a></td></tr>
<tr class="separator:afa81d2ee842dd6eef04c422276f52d1d inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d08c8bcdd0ed116e76ffa5449004f2 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a> [<a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a>]</td></tr>
<tr class="separator:af3d08c8bcdd0ed116e76ffa5449004f2 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686ea66e3f43c9ab6df60bd80f41ac3b inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a686ea66e3f43c9ab6df60bd80f41ac3b">d_dbid</a> [2]</td></tr>
<tr class="separator:a686ea66e3f43c9ab6df60bd80f41ac3b inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45df525ed16ee0c885a4972ac7908b4 inherit pro_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a></td></tr>
<tr class="separator:aa45df525ed16ee0c885a4972ac7908b4 inherit pro_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_static_attribs_classusrp__basic"><td colspan="2" onclick="javascript:toggleInherit('pro_static_attribs_classusrp__basic')"><img src="closed.png" alt="-"/>&#160;Static Protected Attributes inherited from <a class="el" href="classusrp__basic.html">usrp_basic</a></td></tr>
<tr class="memitem:ae9277f41b745b1c96c422804fafd058a inherit pro_static_attribs_classusrp__basic"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a> = 128</td></tr>
<tr class="separator:ae9277f41b745b1c96c422804fafd058a inherit pro_static_attribs_classusrp__basic"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>class for accessing the transmit side of the USRP </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ab8bb942f1c956624553ac18b0a838bd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">usrp_basic_tx::usrp_basic_tx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_board</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fusb_block_size</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fusb_nblocks</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>fpga_filename</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>firmware_filename</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_board</td><td>Which USRP board on usb (not particularly useful; use 0) </td></tr>
    <tr><td class="paramname">fusb_block_size</td><td>fast usb xfer block size. Must be a multiple of 512. Use zero for a reasonable default. </td></tr>
    <tr><td class="paramname">fusb_nblocks</td><td>number of fast usb URBs to allocate. Use zero for a reasonable default. </td></tr>
    <tr><td class="paramname">fpga_filename</td><td>name of file that contains image to load into FPGA </td></tr>
    <tr><td class="paramname">firmware_filename</td><td>name of file that contains image to load into FX2 </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a747a3cfca6d00b8d2960b4692ae36bc2">usrp_basic::d_ctx</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">usrp_basic::d_udh</a>, <a class="el" href="classfusb__sysconfig.html#af27b17480582325710483900d672bfbe">fusb_sysconfig::make_devhandle()</a>, <a class="el" href="classfusb__devhandle.html#a9783b6b0082f783dc7638ff557998ff2">fusb_devhandle::make_ephandle()</a>, <a class="el" href="classusrp__basic__tx.html#ac9e8934cb2136fd9c1f0bb2677991df0">probe_tx_slots()</a>, <a class="el" href="ad9862_8h.html#ad5c63f9d7a28affa5c98fb7249a471e5">REG_TX_MODULATOR</a>, <a class="el" href="ad9862_8h.html#a1c81d40cf59f1207a2e424977e580d07">REG_TX_PWR_DN</a>, <a class="el" href="classusrp__basic__tx.html#a51d29f5416c2db61e74e1938aa22af72">set_fpga_tx_sample_rate_divisor()</a>, <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable()</a>, <a class="el" href="ad9862_8h.html#a43eee1217b373c811b6cbace1b4a008c">TX_MODULATOR_COARSE_MODULATION_NONE</a>, <a class="el" href="ad9862_8h.html#a10a813fa1f8ad63553a9d5a6843d4010">TX_MODULATOR_DISABLE_NCO</a>, <a class="el" href="ad9862_8h.html#ae94623d5585c2188e37b02c20db61204">TX_PWR_DN_TX_ANALOG_BOTH</a>, <a class="el" href="ad9862_8h.html#a9eaa29ce86104ca174f95b41175d0bb2">TX_PWR_DN_TX_DIGITAL</a>, <a class="el" href="usrp__prims_8h.html#a5038d35fe755b8a3863082371b64782e">usrp_9862_write()</a>, <a class="el" href="usrp__prims_8h.html#a4ffbe7a8f1f34c079f4e48dd63d5332b">usrp_9862_write_many_all()</a>, <a class="el" href="usrp__prims_8h.html#a8dbb4b5a64714763d57d2d269c27b047">usrp_set_fpga_tx_reset()</a>, <a class="el" href="classusrp__basic__tx.html#a8cfd094ce093e5d46fcad5531ee20570">write_atr_mask()</a>, <a class="el" href="classusrp__basic__tx.html#a01b222b0ba0a365db87ab74731325d5b">write_atr_rxval()</a>, and <a class="el" href="classusrp__basic__tx.html#af4c224f2e92a07ded29fc6dedba8c2d7">write_atr_txval()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#aee3b2b573a324ca3d8374566543f28ce">make()</a>.</p>

</div>
</div>
<a class="anchor" id="a1742407fda891ebf3eea8f297310e455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">usrp_basic_tx::~usrp_basic_tx </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">usrp_basic::d_udh</a>, <a class="el" href="classusrp__basic.html#afaae41796f1468062d4ad237322baf9e">usrp_basic::shutdown_daughterboards()</a>, <a class="el" href="classfusb__ephandle.html#a3cfe2cbb78870a6ce0ec8f696ebe45ab">fusb_ephandle::stop()</a>, and <a class="el" href="usrp__prims_8h.html#a4ffbe7a8f1f34c079f4e48dd63d5332b">usrp_9862_write_many_all()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a0ecdfcb63c28d66b2f036156e33f20d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::_write_oe </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write direction register (output enables) for pins that go to daughterboard. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which size </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg</td></tr>
  </table>
  </dd>
</dl>
<p>Each d'board has 16-bits of general purpose i/o. Setting the bit makes it an output from the FPGA to the d'board.</p>
<p>This register is initialized based on a value stored in the d'board EEPROM. In general, you shouldn't be using this routine without a very good reason. Using this method incorrectly will kill your USRP motherboard and/or daughterboard. </p>

<p>Implements <a class="el" href="classusrp__basic.html#ac540c04b719f1ce30426ecb2214107ef">usrp_basic</a>.</p>

<p>References <a class="el" href="classusrp__basic.html#a09ce78134eea035e42464123356096e4">usrp_basic::_common_write_oe()</a>, and <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>.</p>

</div>
</div>
<a class="anchor" id="a3d88f6bddfb24f2ad375b65b935ac6e9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic_tx::block_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns current fusb block size </p>

<p>Implements <a class="el" href="classusrp__basic.html#a1f769dc9ea28d701fa2f7da2be82325d">usrp_basic</a>.</p>

<p>References <a class="el" href="classfusb__ephandle.html#a969c00b4d8ef3c8ad6444eb92da7a61c">fusb_ephandle::block_size()</a>.</p>

</div>
</div>
<a class="anchor" id="a4eefc136417ea3a75a296c1b6dbbd470"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual long usrp_basic_tx::converter_rate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>sampling rate of D/A converter </p>

<p>Implements <a class="el" href="classusrp__basic.html#a551a0912d265427e595ba826858cf3d0">usrp_basic</a>.</p>

<p>References <a class="el" href="classusrp__basic.html#a244d4aa01bb6a054cd5bd0998ce2a09a">usrp_basic::fpga_master_clock_freq()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#a5c992590408fe90d4711e355ee12852f">usrp_standard_tx::tune()</a>.</p>

</div>
</div>
<a class="anchor" id="a618be27f79f9ab769f33ead42c9283a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">long usrp_basic_tx::dac_rate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#a551a0912d265427e595ba826858cf3d0">usrp_basic::converter_rate()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#a24a7b471679b8e2485bfff5cce7adb96">usrp_standard_tx::determine_tx_mux_value()</a>, <a class="el" href="classusrp__standard__tx.html#a7b092ae2811927291ffc3491e4461282">usrp_standard_tx::set_interp_rate()</a>, and <a class="el" href="classusrp__standard__tx.html#ae75deb35fef49d5e647b2141443d7106">usrp_standard_tx::set_tx_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ef6153080bcd83637c87df6ea1d478"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic_tx::daughterboard_id </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return daughterboard ID for given side [0,1]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which daughterboard</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>daughterboard id &gt;= 0 if successful </dd>
<dd>
-1 if no daugherboard </dd>
<dd>
-2 if invalid EEPROM on daughterboard </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#a6d639e50633c165b23e0c4770b26bec2">usrp_basic</a>.</p>

<p>References <a class="el" href="classusrp__basic.html#ac540c04b719f1ce30426ecb2214107ef">usrp_basic::_write_oe()</a>, <a class="el" href="classusrp__basic.html#a1f769dc9ea28d701fa2f7da2be82325d">usrp_basic::block_size()</a>, <a class="el" href="classusrp__basic.html#a731389d216c7232020041f7cecd3d581">usrp_basic::pga()</a>, <a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331">usrp_basic::pga_db_per_step()</a>, <a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598">usrp_basic::pga_max()</a>, <a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259">usrp_basic::pga_min()</a>, <a class="el" href="classusrp__basic.html#a7e90fb51366e9d6a8f2c844dbca2798a">usrp_basic::read_aux_adc()</a>, <a class="el" href="classusrp__basic.html#ad443caee9815e7c69a8b39a29cf8846a">usrp_basic::read_io()</a>, <a class="el" href="classusrp__basic.html#afdcf0497f2554589b36a57806e239a07">usrp_basic::set_pga()</a>, <a class="el" href="classusrp__basic.html#a4291ecf3cc0870baaa12644143182db4">usrp_basic::start()</a>, <a class="el" href="classusrp__basic.html#a69292bbc3b47b5ca85d4c0404dc4a58a">usrp_basic::stop()</a>, <a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">usrp_basic::write_atr_mask()</a>, <a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">usrp_basic::write_atr_rxval()</a>, <a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">usrp_basic::write_atr_txval()</a>, <a class="el" href="classusrp__basic.html#a332790fa84b6b64f82de8983b45b611a">usrp_basic::write_aux_dac()</a>, <a class="el" href="classusrp__basic.html#a75aca6cca672ac2deedf14fb2c04ab0e">usrp_basic::write_io()</a>, and <a class="el" href="classusrp__basic.html#a80a4f8800742b6b06ec6f1908a448fc8">usrp_basic::write_refclk()</a>.</p>

</div>
</div>
<a class="anchor" id="a2298762ed6e3f39c000a141a4964e181"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::disable_tx </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable()</a>, and <a class="el" href="classusrp__basic__tx.html#ada7b24a807ade928dc5e57e823002f6d">tx_enable()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#a7b092ae2811927291ffc3491e4461282">usrp_standard_tx::set_interp_rate()</a>, and <a class="el" href="classusrp__standard__tx.html#abd05aee7bbd18ef62bcc8dc18a11a960">usrp_standard_tx::write_hw_mux_reg()</a>.</p>

</div>
</div>
<a class="anchor" id="aee3b2b573a324ca3d8374566543f28ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classusrp__basic__tx.html">usrp_basic_tx</a> * usrp_basic_tx::make </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_board</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fusb_block_size</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fusb_nblocks</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>fpga_filename</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>firmware_filename</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>invokes constructor, returns instance or 0 if trouble </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_board</td><td>Which USRP board on usb (not particularly useful; use 0) </td></tr>
    <tr><td class="paramname">fusb_block_size</td><td>fast usb xfer block size. Must be a multiple of 512. Use zero for a reasonable default. </td></tr>
    <tr><td class="paramname">fusb_nblocks</td><td>number of fast usb URBs to allocate. Use zero for a reasonable default. </td></tr>
    <tr><td class="paramname">fpga_filename</td><td>name of file that contains image to load into FPGA </td></tr>
    <tr><td class="paramname">firmware_filename</td><td>name of file that contains image to load into FX2 </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7764a14b980820287ebe3d50a303fbd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic_tx::pga </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return programmable gain amplifier gain setting in dB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classusrp__basic.html#a731389d216c7232020041f7cecd3d581">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">usrp_basic::common_pga()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8f1b5ab8940fba58fe01d64727deb40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic_tx::pga_db_per_step </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return hardware step size of PGA (linear in dB). </p>

<p>Implements <a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a06cfd0e5675618f773c5466bd235a369">usrp_basic::common_pga_db_per_step()</a>.</p>

</div>
</div>
<a class="anchor" id="ac451445ef6cffdffb9e7817c3885f367"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic_tx::pga_max </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return maximum legal PGA gain in dB. </p>

<p>Implements <a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a7dd5c384b9d2cd4e412939c3b7b7ac79">usrp_basic::common_pga_max()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cae37094ad8d1a0095fc058649829d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic_tx::pga_min </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return minimum legal PGA gain in dB. </p>

<p>Implements <a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a95453e5bb4d0ed4c05b1ea64c880170a">usrp_basic::common_pga_min()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9e8934cb2136fd9c1f0bb2677991df0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic_tx::probe_tx_slots </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">usrp_basic::_write_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a686ea66e3f43c9ab6df60bd80f41ac3b">usrp_basic::d_dbid</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">usrp_basic::d_udh</a>, <a class="el" href="structusrp__dboard__eeprom.html#abb084f9acf442d8b439c8e13479d0618">usrp_dboard_eeprom::id</a>, <a class="el" href="structusrp__dboard__eeprom.html#a644392481788aabc0226af00d4371124">usrp_dboard_eeprom::oe</a>, <a class="el" href="usrp__prims_8h.html#aff88561a43ab4eb5a12f1f6b6e1a5319ad40e7b8cbbd8ffbac091eaf5a3d5f800">UDBE_BAD_SLOT</a>, <a class="el" href="usrp__prims_8h.html#aff88561a43ab4eb5a12f1f6b6e1a5319a065b565a87b98cdb159a36fdbbbdc4a3">UDBE_INVALID_EEPROM</a>, <a class="el" href="usrp__prims_8h.html#aff88561a43ab4eb5a12f1f6b6e1a5319a52291acb7ae7f8b6ca4cc43a2a0c1444">UDBE_NO_EEPROM</a>, <a class="el" href="usrp__prims_8h.html#aff88561a43ab4eb5a12f1f6b6e1a5319a4511bf9a250718650f856819ec07132a">UDBE_OK</a>, <a class="el" href="usrp__prims_8h.html#ab860189f7bc6e0531912c03aa52d3dbe">usrp_dbid_to_string()</a>, and <a class="el" href="usrp__prims_8h.html#a2bc4729b18234e966aadf42d50b882d6">usrp_read_dboard_eeprom()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a237f04837e77f428551b6b66217f8d9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
    <tr><td class="paramname">value</td><td>return 12-bit value [0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#a7e90fb51366e9d6a8f2c844dbca2798a">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">usrp_basic::common_read_aux_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="a1037a256b87c10e54e5650f80052cdc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic_tx::read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value in the range [0,4095] if successful, else READ_FAILED. </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#ab8b3158fe7448c951ad78bb54a06f5c5">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">usrp_basic::common_read_aux_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5b21bcc2798026f5a1555e9ca4c899f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::read_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>output </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classusrp__basic.html#ad443caee9815e7c69a8b39a29cf8846a">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">usrp_basic::common_read_io()</a>.</p>

</div>
</div>
<a class="anchor" id="a98999c00a4d121c09a234b23c63d8b42"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic_tx::read_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>register value if successful, else READ_FAILED </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#a166feedb83f6425d3bbbbf65f29bf42c">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">usrp_basic::common_read_io()</a>.</p>

</div>
</div>
<a class="anchor" id="a7dd7dc05a7767f38ce25b407a705c2d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic_tx::restore_tx </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>on</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable()</a>, and <a class="el" href="classusrp__basic__tx.html#ada7b24a807ade928dc5e57e823002f6d">tx_enable()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#a7b092ae2811927291ffc3491e4461282">usrp_standard_tx::set_interp_rate()</a>, and <a class="el" href="classusrp__standard__tx.html#abd05aee7bbd18ef62bcc8dc18a11a960">usrp_standard_tx::write_hw_mux_reg()</a>.</p>

</div>
</div>
<a class="anchor" id="a51d29f5416c2db61e74e1938aa22af72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::set_fpga_tx_sample_rate_divisor </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tell the fpga the rate tx samples are going to the D/A's </p>
<p>div = fpga_master_clock_freq () * 2</p>
<p>sample_rate is determined by a myriad of registers in the 9862. That's why you have to tell us, so we can tell the fpga. </p>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">usrp_basic::_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d950d5f8a8969e17525cee918d9bd06"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::set_pga </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>gain_in_db</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set Programmable Gain Amplifier (PGA) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
    <tr><td class="paramname">gain_in_db</td><td>gain value (linear in dB)</td></tr>
  </table>
  </dd>
</dl>
<p>gain is rounded to closest setting supported by hardware.</p>
<dl class="section return"><dt>Returns</dt><dd>true iff sucessful.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classusrp__basic__tx.html#a7cae37094ad8d1a0095fc058649829d0" title="Return minimum legal PGA gain in dB. ">pga_min()</a>, <a class="el" href="classusrp__basic__tx.html#ac451445ef6cffdffb9e7817c3885f367" title="Return maximum legal PGA gain in dB. ">pga_max()</a>, <a class="el" href="classusrp__basic__tx.html#ac8f1b5ab8940fba58fe01d64727deb40" title="Return hardware step size of PGA (linear in dB). ">pga_db_per_step()</a> </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#afdcf0497f2554589b36a57806e239a07">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">usrp_basic::common_set_pga()</a>.</p>

</div>
</div>
<a class="anchor" id="a13148a03a6d6df2be95679bc2bbea896"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::set_tx_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>on</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">usrp_basic::d_udh</a>, and <a class="el" href="usrp__prims_8h.html#afdda6f72700cfeb73b9c3337cc4c7607">usrp_set_fpga_tx_enable()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#a2298762ed6e3f39c000a141a4964e181">disable_tx()</a>, <a class="el" href="classusrp__basic__tx.html#a7dd7dc05a7767f38ce25b407a705c2d5">restore_tx()</a>, <a class="el" href="classusrp__basic__tx.html#a3d16b0d8e96d5124b6392bc44014124d">start()</a>, <a class="el" href="classusrp__basic__tx.html#ab1c5851e72e29e86af914da5c7f62cf8">stop()</a>, and <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d16b0d8e96d5124b6392bc44014124d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::start </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable()</a>, <a class="el" href="classfusb__ephandle.html#aac0498804e009ab78c47f2265f34a054">fusb_ephandle::start()</a>, and <a class="el" href="classusrp__basic.html#a4291ecf3cc0870baaa12644143182db4">usrp_basic::start()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#ae6f8039f30bf641b937877001127176f">usrp_standard_tx::start()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1c5851e72e29e86af914da5c7f62cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::stop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">set_tx_enable()</a>, <a class="el" href="classfusb__ephandle.html#a3cfe2cbb78870a6ce0ec8f696ebe45ab">fusb_ephandle::stop()</a>, and <a class="el" href="classusrp__basic.html#a69292bbc3b47b5ca85d4c0404dc4a58a">usrp_basic::stop()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__tx.html#a5173292e6162fce54a875683f02cdd5c">usrp_standard_tx::stop()</a>.</p>

</div>
</div>
<a class="anchor" id="ada7b24a807ade928dc5e57e823002f6d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::tx_enable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#a2298762ed6e3f39c000a141a4964e181">disable_tx()</a>, and <a class="el" href="classusrp__basic__tx.html#a7dd7dc05a7767f38ce25b407a705c2d5">restore_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6486f2bff896af6109a338d7d954d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic_tx::wait_for_completion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classfusb__ephandle.html#a1e1a2c7173a14aea99686fad7c0e061c">fusb_ephandle::wait_for_completion()</a>.</p>

</div>
</div>
<a class="anchor" id="a0dd15899a23869336f455fa948b725af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic_tx::write </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>underrun</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to the A/D's via the FPGA. </p>
<p><code>len</code> must be a multiple of 512 bytes. </p><dl class="section return"><dt>Returns</dt><dd>number of bytes written or -1 on error.</dd></dl>
<p>if <code>underrun</code> is non-NULL, it will be set to true iff a transmit underrun condition is detected. </p>

<p>References <a class="el" href="classusrp__basic.html#a1d6b6839b9ba385d93684c3497c3fb16">usrp_basic::d_bytes_per_poll</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">usrp_basic::d_udh</a>, <a class="el" href="usrp__prims_8h.html#ac901040cfe8868bf16bcb970454055a2">usrp_check_tx_underrun()</a>, and <a class="el" href="classfusb__ephandle.html#ab2a965c0f5fea6632bc08ea59c8c8fe1">fusb_ephandle::write()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cfd094ce093e5d46fcad5531ee20570"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_atr_mask </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a0997e93568c71e5432c2445b1ebcc991">usrp_basic::common_write_atr_mask()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a01b222b0ba0a365db87ab74731325d5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_atr_rxval </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a89eda6a96bc7f4d2d634da793eccbc20">usrp_basic::common_write_atr_rxval()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="af4c224f2e92a07ded29fc6dedba8c2d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_atr_txval </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#a26e38a0f9f98390b712709812e3387af">usrp_basic::common_write_atr_txval()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d3f6eda1859921bb7c0f26d2dd1163d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_aux_dac </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write auxiliary digital to analog converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board N.B., SLOT_TX_A and SLOT_RX_A share the same AUX DAC's. SLOT_TX_B and SLOT_RX_B share the same AUX DAC's. </td></tr>
    <tr><td class="paramname">which_dac</td><td>[2,3] TX slots must use only 2 and 3. </td></tr>
    <tr><td class="paramname">value</td><td>[0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>Implements <a class="el" href="classusrp__basic.html#a332790fa84b6b64f82de8983b45b611a">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#ac7354a9c4f7e961cb1b541c970a8d009">usrp_basic::common_write_aux_dac()</a>.</p>

</div>
</div>
<a class="anchor" id="a19a1a1db062ac7d3d4625c95770353ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classusrp__basic.html#a75aca6cca672ac2deedf14fb2c04ab0e">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#acf3120592af4df79d38d253c98c633ae">usrp_basic::common_write_io()</a>.</p>

</div>
</div>
<a class="anchor" id="a6076561547b3912ea535334e6e6d4c2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic_tx::write_refclk </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write daughterboard refclk config register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register, see below</td></tr>
  </table>
  </dd>
</dl>
<pre>
Control whether a reference clock is sent to the daughterboards,
and what frequency.  The refclk is sent on d'board i/o pin 0.
<pre class="fragment">3                   2                   1                       
</pre>
  1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
 +--------------------------------------------&mdash;+-+---------&mdash;+
 |             Reserved (Must be zero)           |E|   DIVISOR  |
 +--------------------------------------------&mdash;+-+---------&mdash;+</pre><pre> Bit 7  &ndash; 1 turns on refclk, 0 allows IO use
 Bits 6:0 Divider value
</pre> 
<p>Implements <a class="el" href="classusrp__basic.html#a80a4f8800742b6b06ec6f1908a448fc8">usrp_basic</a>.</p>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, and <a class="el" href="classusrp__basic.html#ad673bc49b311e29ab01727c5933ea028">usrp_basic::common_write_refclk()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="usrp__basic_8h_source.html">usrp_basic.h</a></li>
<li><a class="el" href="usrp__basic_8cc.html">usrp_basic.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
