{
  "module_name": "motorola-cpcap.h",
  "hash_id": "726ad2a822ad8262eca86da7af56d8739322e67b30cdfac60d2d81b0f2ac4c5e",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/motorola-cpcap.h",
  "human_readable_source": " \n \n\n#include <linux/device.h>\n#include <linux/regmap.h>\n\n#define CPCAP_VENDOR_ST\t\t0\n#define CPCAP_VENDOR_TI\t\t1\n\n#define CPCAP_REVISION_MAJOR(r)\t(((r) >> 4) + 1)\n#define CPCAP_REVISION_MINOR(r)\t((r) & 0xf)\n\n#define CPCAP_REVISION_1_0\t0x08\n#define CPCAP_REVISION_1_1\t0x09\n#define CPCAP_REVISION_2_0\t0x10\n#define CPCAP_REVISION_2_1\t0x11\n\n \n#define CPCAP_REG_INT1\t\t0x0000\t \n#define CPCAP_REG_INT2\t\t0x0004\t \n#define CPCAP_REG_INT3\t\t0x0008\t \n#define CPCAP_REG_INT4\t\t0x000c\t \n#define CPCAP_REG_INTM1\t\t0x0010\t \n#define CPCAP_REG_INTM2\t\t0x0014\t \n#define CPCAP_REG_INTM3\t\t0x0018\t \n#define CPCAP_REG_INTM4\t\t0x001c\t \n#define CPCAP_REG_INTS1\t\t0x0020\t \n#define CPCAP_REG_INTS2\t\t0x0024\t \n#define CPCAP_REG_INTS3\t\t0x0028\t \n#define CPCAP_REG_INTS4\t\t0x002c\t \n#define CPCAP_REG_ASSIGN1\t0x0030\t \n#define CPCAP_REG_ASSIGN2\t0x0034\t \n#define CPCAP_REG_ASSIGN3\t0x0038\t \n#define CPCAP_REG_ASSIGN4\t0x003c\t \n#define CPCAP_REG_ASSIGN5\t0x0040\t \n#define CPCAP_REG_ASSIGN6\t0x0044\t \n#define CPCAP_REG_VERSC1\t0x0048\t \n#define CPCAP_REG_VERSC2\t0x004c\t \n\n#define CPCAP_REG_MI1\t\t0x0200\t \n#define CPCAP_REG_MIM1\t\t0x0204\t \n#define CPCAP_REG_MI2\t\t0x0208\t \n#define CPCAP_REG_MIM2\t\t0x020c\t \n#define CPCAP_REG_UCC1\t\t0x0210\t \n#define CPCAP_REG_UCC2\t\t0x0214\t \n\n#define CPCAP_REG_PC1\t\t0x021c\t \n#define CPCAP_REG_PC2\t\t0x0220\t \n#define CPCAP_REG_BPEOL\t\t0x0224\t \n#define CPCAP_REG_PGC\t\t0x0228\t \n#define CPCAP_REG_MT1\t\t0x022c\t \n#define CPCAP_REG_MT2\t\t0x0230\t \n#define CPCAP_REG_MT3\t\t0x0234\t \n#define CPCAP_REG_PF\t\t0x0238\t \n\n#define CPCAP_REG_SCC\t\t0x0400\t \n#define CPCAP_REG_SW1\t\t0x0404\t \n#define CPCAP_REG_SW2\t\t0x0408\t \n#define CPCAP_REG_UCTM\t\t0x040c\t \n#define CPCAP_REG_TOD1\t\t0x0410\t \n#define CPCAP_REG_TOD2\t\t0x0414\t \n#define CPCAP_REG_TODA1\t\t0x0418\t \n#define CPCAP_REG_TODA2\t\t0x041c\t \n#define CPCAP_REG_DAY\t\t0x0420\t \n#define CPCAP_REG_DAYA\t\t0x0424\t \n#define CPCAP_REG_VAL1\t\t0x0428\t \n#define CPCAP_REG_VAL2\t\t0x042c\t \n\n#define CPCAP_REG_SDVSPLL\t0x0600\t \n#define CPCAP_REG_SI2CC1\t0x0604\t \n#define CPCAP_REG_Si2CC2\t0x0608\t \n#define CPCAP_REG_S1C1\t\t0x060c\t \n#define CPCAP_REG_S1C2\t\t0x0610\t \n#define CPCAP_REG_S2C1\t\t0x0614\t \n#define CPCAP_REG_S2C2\t\t0x0618\t \n#define CPCAP_REG_S3C\t\t0x061c\t \n#define CPCAP_REG_S4C1\t\t0x0620\t \n#define CPCAP_REG_S4C2\t\t0x0624\t \n#define CPCAP_REG_S5C\t\t0x0628\t \n#define CPCAP_REG_S6C\t\t0x062c\t \n#define CPCAP_REG_VCAMC\t\t0x0630\t \n#define CPCAP_REG_VCSIC\t\t0x0634\t \n#define CPCAP_REG_VDACC\t\t0x0638\t \n#define CPCAP_REG_VDIGC\t\t0x063c\t \n#define CPCAP_REG_VFUSEC\t0x0640\t \n#define CPCAP_REG_VHVIOC\t0x0644\t \n#define CPCAP_REG_VSDIOC\t0x0648\t \n#define CPCAP_REG_VPLLC\t\t0x064c\t \n#define CPCAP_REG_VRF1C\t\t0x0650\t \n#define CPCAP_REG_VRF2C\t\t0x0654\t \n#define CPCAP_REG_VRFREFC\t0x0658\t \n#define CPCAP_REG_VWLAN1C\t0x065c\t \n#define CPCAP_REG_VWLAN2C\t0x0660\t \n#define CPCAP_REG_VSIMC\t\t0x0664\t \n#define CPCAP_REG_VVIBC\t\t0x0668\t \n#define CPCAP_REG_VUSBC\t\t0x066c\t \n#define CPCAP_REG_VUSBINT1C\t0x0670\t \n#define CPCAP_REG_VUSBINT2C\t0x0674\t \n#define CPCAP_REG_URT\t\t0x0678\t \n#define CPCAP_REG_URM1\t\t0x067c\t \n#define CPCAP_REG_URM2\t\t0x0680\t \n\n#define CPCAP_REG_VAUDIOC\t0x0800\t \n#define CPCAP_REG_CC\t\t0x0804\t \n#define CPCAP_REG_CDI\t\t0x0808\t \n#define CPCAP_REG_SDAC\t\t0x080c\t \n#define CPCAP_REG_SDACDI\t0x0810\t \n#define CPCAP_REG_TXI\t\t0x0814\t \n#define CPCAP_REG_TXMP\t\t0x0818\t \n#define CPCAP_REG_RXOA\t\t0x081c\t \n#define CPCAP_REG_RXVC\t\t0x0820\t \n#define CPCAP_REG_RXCOA\t\t0x0824\t \n#define CPCAP_REG_RXSDOA\t0x0828\t \n#define CPCAP_REG_RXEPOA\t0x082c\t \n#define CPCAP_REG_RXLL\t\t0x0830\t \n#define CPCAP_REG_A2LA\t\t0x0834\t \n#define CPCAP_REG_MIPIS1\t0x0838\t \n#define CPCAP_REG_MIPIS2\t0x083c\t \n#define CPCAP_REG_MIPIS3\t0x0840\t \n#define CPCAP_REG_LVAB\t\t0x0844\t \n\n#define CPCAP_REG_CCC1\t\t0x0a00\t \n#define CPCAP_REG_CRM\t\t0x0a04\t \n#define CPCAP_REG_CCCC2\t\t0x0a08\t \n#define CPCAP_REG_CCS1\t\t0x0a0c\t \n#define CPCAP_REG_CCS2\t\t0x0a10\t \n#define CPCAP_REG_CCA1\t\t0x0a14\t \n#define CPCAP_REG_CCA2\t\t0x0a18\t \n#define CPCAP_REG_CCM\t\t0x0a1c\t \n#define CPCAP_REG_CCO\t\t0x0a20\t \n#define CPCAP_REG_CCI\t\t0x0a24\t \n\n#define CPCAP_REG_ADCC1\t\t0x0c00\t \n#define CPCAP_REG_ADCC2\t\t0x0c04\t \n#define CPCAP_REG_ADCD0\t\t0x0c08\t \n#define CPCAP_REG_ADCD1\t\t0x0c0c\t \n#define CPCAP_REG_ADCD2\t\t0x0c10\t \n#define CPCAP_REG_ADCD3\t\t0x0c14\t \n#define CPCAP_REG_ADCD4\t\t0x0c18\t \n#define CPCAP_REG_ADCD5\t\t0x0c1c\t \n#define CPCAP_REG_ADCD6\t\t0x0c20\t \n#define CPCAP_REG_ADCD7\t\t0x0c24\t \n#define CPCAP_REG_ADCAL1\t0x0c28\t \n#define CPCAP_REG_ADCAL2\t0x0c2c\t \n\n#define CPCAP_REG_USBC1\t\t0x0e00\t \n#define CPCAP_REG_USBC2\t\t0x0e04\t \n#define CPCAP_REG_USBC3\t\t0x0e08\t \n#define CPCAP_REG_UVIDL\t\t0x0e0c\t \n#define CPCAP_REG_UVIDH\t\t0x0e10\t \n#define CPCAP_REG_UPIDL\t\t0x0e14\t \n#define CPCAP_REG_UPIDH\t\t0x0e18\t \n#define CPCAP_REG_UFC1\t\t0x0e1c\t \n#define CPCAP_REG_UFC2\t\t0x0e20\t \n#define CPCAP_REG_UFC3\t\t0x0e24\t \n#define CPCAP_REG_UIC1\t\t0x0e28\t \n#define CPCAP_REG_UIC2\t\t0x0e2c\t \n#define CPCAP_REG_UIC3\t\t0x0e30\t \n#define CPCAP_REG_USBOTG1\t0x0e34\t \n#define CPCAP_REG_USBOTG2\t0x0e38\t \n#define CPCAP_REG_USBOTG3\t0x0e3c\t \n#define CPCAP_REG_UIER1\t\t0x0e40\t \n#define CPCAP_REG_UIER2\t\t0x0e44\t \n#define CPCAP_REG_UIER3\t\t0x0e48\t \n#define CPCAP_REG_UIEF1\t\t0x0e4c\t \n#define CPCAP_REG_UIEF2\t\t0x0e50\t \n#define CPCAP_REG_UIEF3\t\t0x0e54\t \n#define CPCAP_REG_UIS\t\t0x0e58\t \n#define CPCAP_REG_UIL\t\t0x0e5c\t \n#define CPCAP_REG_USBD\t\t0x0e60\t \n#define CPCAP_REG_SCR1\t\t0x0e64\t \n#define CPCAP_REG_SCR2\t\t0x0e68\t \n#define CPCAP_REG_SCR3\t\t0x0e6c\t \n\n#define CPCAP_REG_VMC\t\t0x0eac\t \n#define CPCAP_REG_OWDC\t\t0x0eb0\t \n#define CPCAP_REG_GPIO0\t\t0x0eb4\t \n\n#define CPCAP_REG_GPIO1\t\t0x0ebc\t \n\n#define CPCAP_REG_GPIO2\t\t0x0ec4\t \n\n#define CPCAP_REG_GPIO3\t\t0x0ecc\t \n\n#define CPCAP_REG_GPIO4\t\t0x0ed4\t \n\n#define CPCAP_REG_GPIO5\t\t0x0edc\t \n\n#define CPCAP_REG_GPIO6\t\t0x0ee4\t \n\n#define CPCAP_REG_MDLC\t\t0x1000\t \n#define CPCAP_REG_KLC\t\t0x1004\t \n#define CPCAP_REG_ADLC\t\t0x1008\t \n#define CPCAP_REG_REDC\t\t0x100c\t \n#define CPCAP_REG_GREENC\t0x1010\t \n#define CPCAP_REG_BLUEC\t\t0x1014\t \n#define CPCAP_REG_CFC\t\t0x1018\t \n#define CPCAP_REG_ABC\t\t0x101c\t \n#define CPCAP_REG_BLEDC\t\t0x1020\t \n#define CPCAP_REG_CLEDC\t\t0x1024\t \n\n#define CPCAP_REG_OW1C\t\t0x1200\t \n#define CPCAP_REG_OW1D\t\t0x1204\t \n#define CPCAP_REG_OW1I\t\t0x1208\t \n#define CPCAP_REG_OW1IE\t\t0x120c\t \n\n#define CPCAP_REG_OW1\t\t0x1214\t \n\n#define CPCAP_REG_OW2C\t\t0x1220\t \n#define CPCAP_REG_OW2D\t\t0x1224\t \n#define CPCAP_REG_OW2I\t\t0x1228\t \n#define CPCAP_REG_OW2IE\t\t0x122c\t \n\n#define CPCAP_REG_OW2\t\t0x1234\t \n\n#define CPCAP_REG_OW3C\t\t0x1240\t \n#define CPCAP_REG_OW3D\t\t0x1244\t \n#define CPCAP_REG_OW3I\t\t0x1248\t \n#define CPCAP_REG_OW3IE\t\t0x124c\t \n\n#define CPCAP_REG_OW3\t\t0x1254\t \n#define CPCAP_REG_GCAIC\t\t0x1258\t \n#define CPCAP_REG_GCAIM\t\t0x125c\t \n#define CPCAP_REG_LGDIR\t\t0x1260\t \n#define CPCAP_REG_LGPU\t\t0x1264\t \n#define CPCAP_REG_LGPIN\t\t0x1268\t \n#define CPCAP_REG_LGMASK\t0x126c\t \n#define CPCAP_REG_LDEB\t\t0x1270\t \n#define CPCAP_REG_LGDET\t\t0x1274\t \n#define CPCAP_REG_LMISC\t\t0x1278\t \n#define CPCAP_REG_LMACE\t\t0x127c\t \n\n#define CPCAP_REG_TEST\t\t0x7c00\t \n\n#define CPCAP_REG_ST_TEST1\t0x7d08\t \n\n#define CPCAP_REG_ST_TEST2\t0x7d18\t \n\n \n\nstatic inline int cpcap_get_revision(struct device *dev,\n\t\t\t\t     struct regmap *regmap,\n\t\t\t\t     u16 *revision)\n{\n\tunsigned int val;\n\tint ret;\n\n\tret = regmap_read(regmap, CPCAP_REG_VERSC1, &val);\n\tif (ret) {\n\t\tdev_err(dev, \"Could not read revision\\n\");\n\n\t\treturn ret;\n\t}\n\n\t*revision = ((val >> 3) & 0x7) | ((val << 3) & 0x38);\n\n\treturn 0;\n}\n\nstatic inline int cpcap_get_vendor(struct device *dev,\n\t\t\t\t   struct regmap *regmap,\n\t\t\t\t   u16 *vendor)\n{\n\tunsigned int val;\n\tint ret;\n\n\tret = regmap_read(regmap, CPCAP_REG_VERSC1, &val);\n\tif (ret) {\n\t\tdev_err(dev, \"Could not read vendor\\n\");\n\n\t\treturn ret;\n\t}\n\n\t*vendor = (val >> 6) & 0x7;\n\n\treturn 0;\n}\n\nextern int cpcap_sense_virq(struct regmap *regmap, int virq);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}