// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_be_i
//
// Generated
//  by:  wig
//  on:  Wed Apr  5 12:50:28 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../udc.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_be_i.v,v 1.1 2006/04/10 15:42:11 wig Exp $
// $Date: 2006/04/10 15:42:11 $
// $Log: inst_be_i.v,v $
// Revision 1.1  2006/04/10 15:42:11  wig
// Updated testcase (__TOP__)
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
//
// Generator: mix_0.pl Revision: 1.44 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

HOOK: global verilog head hook text

//
//
// Start of Generated Module rtl of inst_be_i
//

	// No user `defines in this module


module inst_be_i
//
// Generated module inst_be_i
//
		(
		);
// End of generated module header




	// Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


	// %COMPILER_OPTS%

	// Generated Signal Assignments




	//
	// Generated Instances
	// wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_be_i
//

//
//!End of Module/s
// --------------------------------------------------------------
