

================================================================
== Vitis HLS Report for 'relu_bckwd'
================================================================
* Date:           Thu Apr 28 14:32:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_19_1  |       11|        ?|        12|          2|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_31_2  |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 2, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 22 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 200, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 36 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy"   --->   Operation 37 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx"   --->   Operation 38 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 39 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%dxbuf = alloca i64 1" [relu_bckwd/main.cpp:16]   --->   Operation 40 'alloca' 'dxbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp_sgt  i32 %dim_read, i32 0" [relu_bckwd/main.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %._crit_edge, void %.lr.ph6" [relu_bckwd/main.cpp:19]   --->   Operation 42 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %dim_read" [relu_bckwd/main.cpp:19]   --->   Operation 43 'trunc' 'trunc_ln19' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [relu_bckwd/main.cpp:19]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln" [relu_bckwd/main.cpp:19]   --->   Operation 45 'sext' 'sext_ln19' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dy_read, i32 2, i32 63" [relu_bckwd/main.cpp:19]   --->   Operation 46 'partselect' 'trunc_ln19_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i62 %trunc_ln19_1" [relu_bckwd/main.cpp:19]   --->   Operation 47 'sext' 'sext_ln19_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln19 = br void" [relu_bckwd/main.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = (icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.lr.ph6, i7 %add_ln19, void %.split2" [relu_bckwd/main.cpp:19]   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln19 = add i7 %i, i7 1" [relu_bckwd/main.cpp:19]   --->   Operation 50 'add' 'add_ln19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [relu_bckwd/main.cpp:19]   --->   Operation 51 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln19_1 = icmp_eq  i31 %i_cast, i31 %trunc_ln19" [relu_bckwd/main.cpp:19]   --->   Operation 53 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19_1, void %.split2, void %.lr.ph" [relu_bckwd/main.cpp:19]   --->   Operation 55 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i" [relu_bckwd/main.cpp:19]   --->   Operation 56 'zext' 'i_cast1' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.46ns)   --->   "%add_ln20 = add i63 %i_cast1, i63 %sext_ln19" [relu_bckwd/main.cpp:20]   --->   Operation 57 'add' 'add_ln20' <Predicate = (!icmp_ln19_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i63 %add_ln20" [relu_bckwd/main.cpp:20]   --->   Operation 58 'sext' 'sext_ln20' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln20" [relu_bckwd/main.cpp:20]   --->   Operation 59 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.46ns)   --->   "%add_ln21 = add i63 %i_cast1, i63 %sext_ln19_1" [relu_bckwd/main.cpp:21]   --->   Operation 60 'add' 'add_ln21' <Predicate = (!icmp_ln19_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i63 %add_ln21" [relu_bckwd/main.cpp:21]   --->   Operation 61 'sext' 'sext_ln21' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln21" [relu_bckwd/main.cpp:21]   --->   Operation 62 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 64 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 65 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 66 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 67 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 69 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 71 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 72 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 73 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 74 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 74 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 75 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 76 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [relu_bckwd/main.cpp:20]   --->   Operation 76 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 77 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 77 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_1_read, i32 23, i32 30" [relu_bckwd/main.cpp:23]   --->   Operation 78 'partselect' 'tmp' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %gmem_addr_1_read" [relu_bckwd/main.cpp:23]   --->   Operation 79 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%xbuf = bitcast i32 %gmem_addr_1_read" [relu_bckwd/main.cpp:20]   --->   Operation 80 'bitcast' 'xbuf' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [relu_bckwd/main.cpp:21]   --->   Operation 81 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [relu_bckwd/main.cpp:23]   --->   Operation 82 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln19_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (2.44ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [relu_bckwd/main.cpp:23]   --->   Operation 83 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln19_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_bckwd/main.cpp:23]   --->   Operation 84 'fcmp' 'tmp_1' <Predicate = (!icmp_ln19_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node dybuf_1)   --->   "%dybuf = bitcast i32 %gmem_addr_2_read" [relu_bckwd/main.cpp:21]   --->   Operation 85 'bitcast' 'dybuf' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node dybuf_1)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [relu_bckwd/main.cpp:23]   --->   Operation 86 'or' 'or_ln23' <Predicate = (!icmp_ln19_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_bckwd/main.cpp:23]   --->   Operation 87 'fcmp' 'tmp_1' <Predicate = (!icmp_ln19_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node dybuf_1)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_1" [relu_bckwd/main.cpp:23]   --->   Operation 88 'and' 'and_ln23' <Predicate = (!icmp_ln19_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%dybuf_1 = select i1 %and_ln23, i32 %dybuf, i32 0" [relu_bckwd/main.cpp:23]   --->   Operation 89 'select' 'dybuf_1' <Predicate = (!icmp_ln19_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%i_cast2 = zext i7 %i" [relu_bckwd/main.cpp:19]   --->   Operation 90 'zext' 'i_cast2' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_bckwd/main.cpp:19]   --->   Operation 91 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%dxbuf_addr = getelementptr i32 %dxbuf, i64 0, i64 %i_cast2" [relu_bckwd/main.cpp:19]   --->   Operation 92 'getelementptr' 'dxbuf_addr' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %dybuf_1, i7 %dxbuf_addr" [relu_bckwd/main.cpp:24]   --->   Operation 93 'store' 'store_ln24' <Predicate = (!icmp_ln19_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dx_read, i32 2, i32 63" [relu_bckwd/main.cpp:31]   --->   Operation 95 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln1" [relu_bckwd/main.cpp:31]   --->   Operation 96 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [relu_bckwd/main.cpp:31]   --->   Operation 97 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_bckwd/main.cpp:31]   --->   Operation 98 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [relu_bckwd/main.cpp:31]   --->   Operation 99 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 15 <SV = 3> <Delay = 3.25>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln31, void %.split, i7 0, void %.lr.ph" [relu_bckwd/main.cpp:31]   --->   Operation 100 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (1.87ns)   --->   "%add_ln31 = add i7 %i_1, i7 1" [relu_bckwd/main.cpp:31]   --->   Operation 101 'add' 'add_ln31' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%i_1_cast11 = zext i7 %i_1" [relu_bckwd/main.cpp:31]   --->   Operation 102 'zext' 'i_1_cast11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i31 %i_1_cast11, i31 %trunc_ln19" [relu_bckwd/main.cpp:31]   --->   Operation 104 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 105 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %._crit_edge.loopexit" [relu_bckwd/main.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [relu_bckwd/main.cpp:31]   --->   Operation 107 'zext' 'i_1_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%dxbuf_addr_1 = getelementptr i32 %dxbuf, i64 0, i64 %i_1_cast" [relu_bckwd/main.cpp:32]   --->   Operation 108 'getelementptr' 'dxbuf_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 109 [2/2] (3.25ns)   --->   "%dxbuf_load = load i7 %dxbuf_addr_1" [relu_bckwd/main.cpp:32]   --->   Operation 109 'load' 'dxbuf_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 4> <Delay = 3.25>
ST_16 : Operation 110 [1/2] (3.25ns)   --->   "%dxbuf_load = load i7 %dxbuf_addr_1" [relu_bckwd/main.cpp:32]   --->   Operation 110 'load' 'dxbuf_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_bckwd/main.cpp:31]   --->   Operation 111 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %dxbuf_load" [relu_bckwd/main.cpp:32]   --->   Operation 112 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln32, i4 15" [relu_bckwd/main.cpp:32]   --->   Operation 113 'write' 'write_ln32' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 115 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 115 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 116 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 116 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 117 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 117 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 118 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 118 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 119 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 119 'writeresp' 'empty_23' <Predicate = (icmp_ln19)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln35 = br void %._crit_edge" [relu_bckwd/main.cpp:35]   --->   Operation 120 'br' 'br_ln35' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [relu_bckwd/main.cpp:35]   --->   Operation 121 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
dim_read          (read             ) [ 00111111111111100000000]
dy_read           (read             ) [ 00000000000000000000000]
dx_read           (read             ) [ 00111111111111100000000]
x_read            (read             ) [ 00000000000000000000000]
dxbuf             (alloca           ) [ 00111111111111111100000]
icmp_ln19         (icmp             ) [ 01111111111111111111111]
br_ln19           (br               ) [ 00000000000000000000000]
trunc_ln19        (trunc            ) [ 00111111111111111100000]
trunc_ln          (partselect       ) [ 00000000000000000000000]
sext_ln19         (sext             ) [ 00111111111111000000000]
trunc_ln19_1      (partselect       ) [ 00000000000000000000000]
sext_ln19_1       (sext             ) [ 00111111111111000000000]
br_ln19           (br               ) [ 01111111111111000000000]
i                 (phi              ) [ 00111111111111000000000]
add_ln19          (add              ) [ 01111111111111000000000]
i_cast            (zext             ) [ 00000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln19_1       (icmp             ) [ 00111111111111000000000]
empty             (speclooptripcount) [ 00000000000000000000000]
br_ln19           (br               ) [ 00000000000000000000000]
i_cast1           (zext             ) [ 00000000000000000000000]
add_ln20          (add              ) [ 00000000000000000000000]
sext_ln20         (sext             ) [ 00000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 00111111111000000000000]
add_ln21          (add              ) [ 00000000000000000000000]
sext_ln21         (sext             ) [ 00000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 00111111111100000000000]
gmem_load_req     (readreq          ) [ 00000000000000000000000]
gmem_addr_1_read  (read             ) [ 00010000000100000000000]
gmem_load_1_req   (readreq          ) [ 00000000000000000000000]
tmp               (partselect       ) [ 00010000000100000000000]
trunc_ln23        (trunc            ) [ 00010000000100000000000]
xbuf              (bitcast          ) [ 00100000000010000000000]
gmem_addr_2_read  (read             ) [ 00100000000010000000000]
icmp_ln23         (icmp             ) [ 00100000000010000000000]
icmp_ln23_1       (icmp             ) [ 00100000000010000000000]
dybuf             (bitcast          ) [ 00000000000000000000000]
or_ln23           (or               ) [ 00000000000000000000000]
tmp_1             (fcmp             ) [ 00000000000000000000000]
and_ln23          (and              ) [ 00000000000000000000000]
dybuf_1           (select           ) [ 00010000000001000000000]
i_cast2           (zext             ) [ 00000000000000000000000]
specloopname_ln19 (specloopname     ) [ 00000000000000000000000]
dxbuf_addr        (getelementptr    ) [ 00000000000000000000000]
store_ln24        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 01111111111111000000000]
trunc_ln1         (partselect       ) [ 00000000000000000000000]
sext_ln31         (sext             ) [ 00000000000000000000000]
gmem_addr         (getelementptr    ) [ 00000000000000011111111]
empty_21          (writereq         ) [ 00000000000000000000000]
br_ln31           (br               ) [ 00000000000000111100000]
i_1               (phi              ) [ 00000000000000010000000]
add_ln31          (add              ) [ 00000000000000111100000]
i_1_cast11        (zext             ) [ 00000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln31         (icmp             ) [ 00000000000000011100000]
empty_22          (speclooptripcount) [ 00000000000000000000000]
br_ln31           (br               ) [ 00000000000000000000000]
i_1_cast          (zext             ) [ 00000000000000000000000]
dxbuf_addr_1      (getelementptr    ) [ 00000000000000011000000]
dxbuf_load        (load             ) [ 00000000000000010100000]
specloopname_ln31 (specloopname     ) [ 00000000000000000000000]
bitcast_ln32      (bitcast          ) [ 00000000000000000000000]
write_ln32        (write            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000111100000]
empty_23          (writeresp        ) [ 00000000000000000000000]
br_ln35           (br               ) [ 00000000000000000000000]
ret_ln35          (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="dxbuf_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dxbuf/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dim_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dy_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dx_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="8"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_2_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="9"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_writeresp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="2"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_21/14 empty_23/18 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln32_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="3"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/17 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dxbuf_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_addr/13 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/13 dxbuf_load/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dxbuf_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_addr_1/15 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln19_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="62" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln19_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="0"/>
<pin id="246" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln19_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="62" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln19_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="62" slack="0"/>
<pin id="260" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln19_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln19_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="1"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_cast1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln20_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="62" slack="1"/>
<pin id="284" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln20_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="63" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gmem_addr_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="63" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln21_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="62" slack="1"/>
<pin id="299" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln21_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="63" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="gmem_addr_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="63" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln23_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xbuf_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="xbuf/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln23_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln23_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="23" slack="1"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="dybuf_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dybuf/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln23_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="1"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="dybuf_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dybuf_1/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="i_cast2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="11"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/13 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="62" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="2"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln31_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="62" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="gmem_addr_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="62" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln31_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_1_cast11_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast11/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln31_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="31" slack="3"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_1_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/15 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln32_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/17 "/>
</bind>
</comp>

<comp id="409" class="1005" name="dim_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="dx_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="2"/>
<pin id="416" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln19_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln19_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="1"/>
<pin id="425" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="429" class="1005" name="sext_ln19_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="63" slack="1"/>
<pin id="431" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="434" class="1005" name="sext_ln19_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="1"/>
<pin id="436" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln19_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln19_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="gmem_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="gmem_addr_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="gmem_addr_1_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln23_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="23" slack="1"/>
<pin id="472" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="475" class="1005" name="xbuf_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xbuf "/>
</bind>
</comp>

<comp id="480" class="1005" name="gmem_addr_2_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln23_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_ln23_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="dybuf_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dybuf_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="gmem_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln31_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln31_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="515" class="1005" name="dxbuf_addr_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="1"/>
<pin id="517" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_addr_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="dxbuf_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="98" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="114" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="114" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="132" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="234" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="120" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="261"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="200" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="200" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="200" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="277" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="82" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="152" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="324"><net_src comp="152" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="219" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="339" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="92" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="196" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="377"><net_src comp="365" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="389"><net_src comp="212" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="212" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="212" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="412"><net_src comp="114" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="417"><net_src comp="126" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="422"><net_src comp="224" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="230" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="432"><net_src comp="244" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="437"><net_src comp="258" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="442"><net_src comp="262" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="447"><net_src comp="272" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="290" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="457"><net_src comp="305" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="463"><net_src comp="152" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="468"><net_src comp="311" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="473"><net_src comp="321" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="478"><net_src comp="325" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="483"><net_src comp="157" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="488"><net_src comp="329" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="493"><net_src comp="334" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="498"><net_src comp="352" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="503"><net_src comp="378" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="509"><net_src comp="385" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="514"><net_src comp="395" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="189" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="523"><net_src comp="183" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="405" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 17 18 19 20 21 22 }
 - Input state : 
	Port: relu_bckwd : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: relu_bckwd : x | {1 }
	Port: relu_bckwd : dx | {1 }
	Port: relu_bckwd : dy | {1 }
	Port: relu_bckwd : dim | {1 }
  - Chain level:
	State 1
		br_ln19 : 1
		sext_ln19 : 1
		sext_ln19_1 : 1
	State 2
		add_ln19 : 1
		i_cast : 1
		icmp_ln19_1 : 2
		br_ln19 : 3
		i_cast1 : 1
		add_ln20 : 2
		sext_ln20 : 3
		gmem_addr_1 : 4
		add_ln21 : 2
		sext_ln21 : 3
		gmem_addr_2 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_1 : 1
	State 12
		and_ln23 : 1
		dybuf_1 : 1
	State 13
		dxbuf_addr : 1
		store_ln24 : 2
	State 14
		sext_ln31 : 1
		gmem_addr : 2
		empty_21 : 3
	State 15
		add_ln31 : 1
		i_1_cast11 : 1
		icmp_ln31 : 2
		br_ln31 : 3
		i_1_cast : 1
		dxbuf_addr_1 : 2
		dxbuf_load : 3
	State 16
	State 17
		write_ln32 : 1
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln19_fu_262       |    0    |    14   |
|    add   |        add_ln20_fu_281       |    0    |    69   |
|          |        add_ln21_fu_296       |    0    |    69   |
|          |        add_ln31_fu_385       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln19_fu_224       |    0    |    18   |
|          |      icmp_ln19_1_fu_272      |    0    |    17   |
|   icmp   |       icmp_ln23_fu_329       |    0    |    11   |
|          |      icmp_ln23_1_fu_334      |    0    |    15   |
|          |       icmp_ln31_fu_395       |    0    |    17   |
|----------|------------------------------|---------|---------|
|  select  |        dybuf_1_fu_352        |    0    |    32   |
|----------|------------------------------|---------|---------|
|    or    |        or_ln23_fu_342        |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln23_fu_346       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |     dim_read_read_fu_114     |    0    |    0    |
|          |      dy_read_read_fu_120     |    0    |    0    |
|   read   |      dx_read_read_fu_126     |    0    |    0    |
|          |      x_read_read_fu_132      |    0    |    0    |
|          | gmem_addr_1_read_read_fu_152 |    0    |    0    |
|          | gmem_addr_2_read_read_fu_157 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_138      |    0    |    0    |
|          |      grp_readreq_fu_145      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_162     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln32_write_fu_168   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   fcmp   |          grp_fu_219          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln19_fu_230      |    0    |    0    |
|          |       trunc_ln23_fu_321      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_234       |    0    |    0    |
|partselect|      trunc_ln19_1_fu_248     |    0    |    0    |
|          |          tmp_fu_311          |    0    |    0    |
|          |       trunc_ln1_fu_365       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln19_fu_244       |    0    |    0    |
|          |      sext_ln19_1_fu_258      |    0    |    0    |
|   sext   |       sext_ln20_fu_286       |    0    |    0    |
|          |       sext_ln21_fu_301       |    0    |    0    |
|          |       sext_ln31_fu_374       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         i_cast_fu_268        |    0    |    0    |
|          |        i_cast1_fu_277        |    0    |    0    |
|   zext   |        i_cast2_fu_360        |    0    |    0    |
|          |       i_1_cast11_fu_391      |    0    |    0    |
|          |        i_1_cast_fu_400       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   280   |
|----------|------------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|dxbuf|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln19_reg_439    |    7   |
|    add_ln31_reg_506    |    7   |
|    dim_read_reg_409    |   32   |
|     dx_read_reg_414    |   64   |
|  dxbuf_addr_1_reg_515  |    7   |
|   dxbuf_load_reg_520   |   32   |
|     dybuf_1_reg_495    |   32   |
|gmem_addr_1_read_reg_460|   32   |
|   gmem_addr_1_reg_448  |   32   |
|gmem_addr_2_read_reg_480|   32   |
|   gmem_addr_2_reg_454  |   32   |
|    gmem_addr_reg_500   |   32   |
|       i_1_reg_208      |    7   |
|        i_reg_196       |    7   |
|   icmp_ln19_1_reg_444  |    1   |
|    icmp_ln19_reg_419   |    1   |
|   icmp_ln23_1_reg_490  |    1   |
|    icmp_ln23_reg_485   |    1   |
|    icmp_ln31_reg_511   |    1   |
|   sext_ln19_1_reg_434  |   63   |
|    sext_ln19_reg_429   |   63   |
|       tmp_reg_465      |    8   |
|   trunc_ln19_reg_423   |   31   |
|   trunc_ln23_reg_470   |   23   |
|      xbuf_reg_475      |   32   |
+------------------------+--------+
|          Total         |   580  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_162 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_183  |  p0  |   3  |   7  |   21   ||    14   |
|       i_reg_196      |  p0  |   2  |   7  |   14   ||    9    |
|      grp_fu_219      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   165  ||  8.0593 ||    41   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   280  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   41   |
|  Register |    -   |    -   |   580  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   580  |   321  |
+-----------+--------+--------+--------+--------+
