Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1589
design__instance__area,14271.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009307782747782767
power__switching__total,0.0002967703330796212
power__leakage__total,1.7692576292915874E-8
power__total,0.0012275662738829851
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.8756218220558911
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.6535914217061265
timing__hold__ws__corner:nom_tt_025C_1v80,0.029451775185604316
timing__setup__ws__corner:nom_tt_025C_1v80,4.075391695020838
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.309425
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.8742030680125974
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.835517900736955
timing__hold__ws__corner:nom_ss_100C_1v60,0.35625881031383894
timing__setup__ws__corner:nom_ss_100C_1v60,2.5822686941856174
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.819266
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.715937
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.4893254828720893
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.6925876734820668
timing__hold__ws__corner:nom_ff_n40C_1v95,-0.07283024389713162
timing__setup__ws__corner:nom_ff_n40C_1v95,4.654244232863069
timing__hold__tns__corner:nom_ff_n40C_1v95,-0.14297380350983696
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,-0.07283024389713162
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106556
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,1.924686686726917
clock__skew__worst_setup,1.6459201134559145
timing__hold__ws,-0.0739345272598063
timing__setup__ws,2.5466882656861474
timing__hold__tns,-0.14505025369151942
timing__setup__tns,0.0
timing__hold__wns,-0.0739345272598063
timing__setup__wns,0.0
timing__hold_vio__count,6
timing__hold_r2r__ws,0.104551
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.659599
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1589
design__instance__area__stdcell,14271.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.865271
design__instance__utilization__stdcell,0.865271
design__instance__count__class:buffer,10
design__instance__count__class:inverter,60
design__instance__count__class:sequential_cell,238
design__instance__count__class:multi_input_combinational_cell,832
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,665
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26250
design__violations,0
design__instance__count__class:timing_repair_buffer,137
design__instance__count__class:clock_buffer,70
design__instance__count__class:clock_inverter,17
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,80
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1352
route__net__special,2
route__drc_errors__iter:1,742
route__wirelength__iter:1,30957
route__drc_errors__iter:2,324
route__wirelength__iter:2,30777
route__drc_errors__iter:3,313
route__wirelength__iter:3,30627
route__drc_errors__iter:4,32
route__wirelength__iter:4,30557
route__drc_errors__iter:5,0
route__wirelength__iter:5,30532
route__drc_errors,0
route__wirelength,30532
route__vias,9714
route__vias__singlecut,9714
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,324.41
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.8458933792847255
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.572835350923189
timing__hold__ws__corner:min_tt_025C_1v80,0.02785227682878995
timing__setup__ws__corner:min_tt_025C_1v80,4.097452271233266
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306015
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.8247275318331482
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.688825016522895
timing__hold__ws__corner:min_ss_100C_1v60,0.3526998792854471
timing__setup__ws__corner:min_ss_100C_1v60,2.6212801560174257
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.810028
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.767108
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.46945382243691963
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.6459201134559145
timing__hold__ws__corner:min_ff_n40C_1v95,-0.0739345272598063
timing__setup__ws__corner:min_ff_n40C_1v95,4.671288377219155
timing__hold__tns__corner:min_ff_n40C_1v95,-0.14505025369151942
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,-0.0739345272598063
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104551
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.9061007756129291
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.7305436462545125
timing__hold__ws__corner:max_tt_025C_1v80,0.03178163377982434
timing__setup__ws__corner:max_tt_025C_1v80,4.051185279685727
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.312529
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,7
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.924686686726917
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.975758168549401
timing__hold__ws__corner:max_ss_100C_1v60,0.36090131904491063
timing__setup__ws__corner:max_ss_100C_1v60,2.5466882656861474
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.828628
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.659599
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.5104896649890827
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.7352630934433668
timing__hold__ws__corner:max_ff_n40C_1v95,-0.07170930718861657
timing__setup__ws__corner:max_ff_n40C_1v95,4.634598613842106
timing__hold__tns__corner:max_ff_n40C_1v95,-0.1403835420978264
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,-0.07170930718861657
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109028
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000102191
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102221
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000208101
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102221
design_powergrid__voltage__worst,0.000102221
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000102221
design_powergrid__drop__worst__net:VPWR,0.000102191
design_powergrid__voltage__worst__net:VGND,0.000102221
design_powergrid__drop__worst__net:VGND,0.000102221
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002099999999999999883795211153003634763081208802759647369384765625
ir__drop__worst,0.000101999999999999999195955668884749911740073002874851226806640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
