Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 03:47:29 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_route_timing.rpt
| Design       : reduction_layer
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[1]/D
                                                              1.894         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[0]/D
                                                              1.898         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[7]/D
                                                              2.051         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[2]/D
                                                              2.070         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[3]/D
                                                              2.134         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[6]/D
                                                              2.136         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[3]/D
                                                              2.170         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[2]/D
                                                              2.174         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[5]/D
                                                              2.194         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[16]/D
                                                              2.216         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[10]/D
                                                              2.220         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[15]/D
                                                              2.221         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[11]/D
                                                              2.224         
reset_reduction_unit_reg/C     ucu/compute41_out_stage7_reg_reg[1]/R
                                                              2.225         
reset_reduction_unit_reg/C     ucu/compute41_out_stage7_reg_reg[7]/R
                                                              2.225         
reset_reduction_unit_reg/C     ucu/compute42_out_stage7_reg_reg[2]/R
                                                              2.225         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[8]/D
                                                              2.228         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute21_out_stage7_reg_reg[16]/D
                                                              2.263         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[13]/D
                                                              2.278         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[9]/D
                                                              2.280         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[4]/D
                                                              2.280         
in_data/ram_reg_2/CLKARDCLK    ucu/compute29_out_stage7_reg_reg[13]/D
                                                              2.281         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[15]/D
                                                              2.282         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[8]/D
                                                              2.283         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[14]/D
                                                              2.284         
in_data/ram_reg_2/CLKARDCLK    ucu/compute51_out_stage7_reg_reg[12]/D
                                                              2.287         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[0]/D
                                                              2.297         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[7]/D
                                                              2.297         
reset_reduction_unit_reg/C     ucu/compute11_out_stage5_reg_reg[10]/R
                                                              2.299         
reset_reduction_unit_reg/C     ucu/compute11_out_stage5_reg_reg[11]/R
                                                              2.299         
reset_reduction_unit_reg/C     ucu/compute11_out_stage5_reg_reg[8]/R
                                                              2.299         
reset_reduction_unit_reg/C     ucu/compute22_out_stage6_reg_reg[16]/R
                                                              2.299         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[11]/D
                                                              2.304         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[2]/D
                                                              2.305         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[6]/D
                                                              2.307         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute20_out_stage7_reg_reg[15]/D
                                                              2.337         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[4]/D
                                                              2.358         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[0]/D
                                                              2.359         
in_data/ram_reg_3/CLKARDCLK    ucu/compute35_out_stage7_reg_reg[16]/D
                                                              2.359         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[2]/D
                                                              2.361         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[3]/D
                                                              2.362         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[1]/D
                                                              2.377         
reset_reduction_unit_reg/C     ucu/compute22_out_stage6_reg_reg[15]/R
                                                              2.382         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[10]/D
                                                              2.384         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[3]/D
                                                              2.385         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[12]/D
                                                              2.385         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute19_out_stage7_reg_reg[3]/D
                                                              2.389         
in_data/ram_reg_1/CLKARDCLK    ucu/compute19_out_stage7_reg_reg[16]/D
                                                              2.392         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[7]/D
                                                              2.394         
in_data/ram_reg_2/CLKARDCLK    ucu/compute38_out_stage7_reg_reg[14]/D
                                                              2.394         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[5]/D
                                                              2.395         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[1]/D
                                                              2.397         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[6]/D
                                                              2.397         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[6]/D
                                                              2.401         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[3]/D
                                                              2.403         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[16]/D
                                                              2.408         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[15]/D
                                                              2.410         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[5]/D
                                                              2.411         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute19_out_stage7_reg_reg[9]/D
                                                              2.416         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[5]/D
                                                              2.419         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute19_out_stage7_reg_reg[10]/D
                                                              2.420         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[6]/D
                                                              2.421         
in_data/ram_reg_2/CLKARDCLK    ucu/compute38_out_stage7_reg_reg[2]/D
                                                              2.421         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[1]/D
                                                              2.422         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[0]/D
                                                              2.422         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute36_out_stage7_reg_reg[16]/D
                                                              2.423         
in_data/ram_reg_0/CLKARDCLK    ucu/compute18_out_stage7_reg_reg[15]/D
                                                              2.426         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[2]/D
                                                              2.426         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[1]/D
                                                              2.428         
in_data/ram_reg_2/CLKARDCLK    ucu/compute29_out_stage7_reg_reg[15]/D
                                                              2.430         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[9]/D
                                                              2.430         
in_data/ram_reg_2/CLKARDCLK    ucu/compute29_out_stage7_reg_reg[8]/D
                                                              2.432         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[7]/D
                                                              2.432         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[4]/D
                                                              2.436         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[0]/D
                                                              2.438         
in_data/ram_reg_2/CLKARDCLK    ucu/compute33_out_stage7_reg_reg[3]/D
                                                              2.440         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[5]/D
                                                              2.443         
in_data/ram_reg_2/CLKARDCLK    ucu/compute29_out_stage7_reg_reg[12]/D
                                                              2.444         
in_data/ram_reg_2/CLKARDCLK    ucu/compute42_out_stage7_reg_reg[13]/D
                                                              2.446         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[2]/D
                                                              2.447         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[13]/D
                                                              2.448         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[15]/D
                                                              2.448         
in_data/ram_reg_2/CLKARDCLK    ucu/compute42_out_stage7_reg_reg[12]/D
                                                              2.450         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute20_out_stage7_reg_reg[13]/D
                                                              2.450         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute5_out_stage7_reg_reg[1]/D
                                                              2.452         
in_data/ram_reg_3/CLKBWRCLK    ucu/compute44_out_stage7_reg_reg[11]/D
                                                              2.456         
in_data/ram_reg_3/CLKBWRCLK    ucu/compute44_out_stage7_reg_reg[4]/D
                                                              2.458         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute30_out_stage7_reg_reg[14]/D
                                                              2.460         
in_data/ram_reg_3/CLKBWRCLK    ucu/compute44_out_stage7_reg_reg[7]/D
                                                              2.461         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute27_out_stage7_reg_reg[2]/D
                                                              2.465         
in_data/ram_reg_0/CLKBWRCLK    ucu/compute27_out_stage7_reg_reg[3]/D
                                                              2.466         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[14]/D
                                                              2.466         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[13]/D
                                                              2.469         
in_data/ram_reg_0/CLKARDCLK    ucu/compute18_out_stage7_reg_reg[3]/D
                                                              2.472         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute43_out_stage7_reg_reg[4]/D
                                                              2.472         
in_data/ram_reg_2/CLKBWRCLK    ucu/compute34_out_stage7_reg_reg[10]/D
                                                              2.473         
in_data/ram_reg_0/CLKARDCLK    ucu/compute18_out_stage7_reg_reg[7]/D
                                                              2.474         
in_data/ram_reg_3/CLKBWRCLK    ucu/compute44_out_stage7_reg_reg[1]/D
                                                              2.474         
in_data/ram_reg_0/CLKARDCLK    ucu/compute18_out_stage7_reg_reg[12]/D
                                                              2.475         
in_data/ram_reg_0/CLKARDCLK    ucu/compute40_out_stage7_reg_reg[12]/D
                                                              2.476         



