#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n125.in[0] (.names)                                      1.338     2.937
new_new_n125.out[0] (.names)                                     0.261     3.198
new_new_n145.in[1] (.names)                                      1.338     4.535
new_new_n145.out[0] (.names)                                     0.261     4.796
new_new_n156.in[0] (.names)                                      1.338     6.134
new_new_n156.out[0] (.names)                                     0.261     6.395
n164.in[0] (.names)                                              1.338     7.733
n164.out[0] (.names)                                             0.261     7.994
S~15.D[0] (.latch)                                               1.338     9.332
data arrival time                                                          9.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.060


#Path 2
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n119_1.in[1] (.names)                                    1.338     2.937
new_new_n119_1.out[0] (.names)                                   0.261     3.198
new_new_n138.in[1] (.names)                                      1.338     4.535
new_new_n138.out[0] (.names)                                     0.261     4.796
new_new_n160.in[1] (.names)                                      1.338     6.134
new_new_n160.out[0] (.names)                                     0.261     6.395
n168.in[0] (.names)                                              1.338     7.733
n168.out[0] (.names)                                             0.261     7.994
S~16.D[0] (.latch)                                               1.338     9.332
data arrival time                                                          9.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.060


#Path 3
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n119_1.in[1] (.names)                                    1.338     2.937
new_new_n119_1.out[0] (.names)                                   0.261     3.198
new_new_n138.in[1] (.names)                                      1.338     4.535
new_new_n138.out[0] (.names)                                     0.261     4.796
new_new_n160.in[1] (.names)                                      1.338     6.134
new_new_n160.out[0] (.names)                                     0.261     6.395
n160.in[0] (.names)                                              1.338     7.733
n160.out[0] (.names)                                             0.235     7.968
S~14.D[0] (.latch)                                               1.338     9.306
data arrival time                                                          9.306

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.306
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.034


#Path 4
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n125.in[0] (.names)                                      1.338     2.937
new_new_n125.out[0] (.names)                                     0.261     3.198
new_new_n145.in[1] (.names)                                      1.338     4.535
new_new_n145.out[0] (.names)                                     0.261     4.796
n148.in[0] (.names)                                              1.338     6.134
n148.out[0] (.names)                                             0.235     6.369
n152.in[2] (.names)                                              1.338     7.707
n152.out[0] (.names)                                             0.235     7.942
S~12.D[0] (.latch)                                               1.338     9.280
data arrival time                                                          9.280

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.008


#Path 5
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n125.in[0] (.names)                                      1.338     2.937
new_new_n125.out[0] (.names)                                     0.261     3.198
new_new_n145.in[1] (.names)                                      1.338     4.535
new_new_n145.out[0] (.names)                                     0.261     4.796
new_new_n156.in[0] (.names)                                      1.338     6.134
new_new_n156.out[0] (.names)                                     0.261     6.395
n156.in[1] (.names)                                              1.338     7.733
n156.out[0] (.names)                                             0.195     7.928
S~13.D[0] (.latch)                                               1.338     9.266
data arrival time                                                          9.266

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.994


#Path 6
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n125.in[0] (.names)                                      1.338     2.937
new_new_n125.out[0] (.names)                                     0.261     3.198
new_new_n145.in[1] (.names)                                      1.338     4.535
new_new_n145.out[0] (.names)                                     0.261     4.796
n148.in[0] (.names)                                              1.338     6.134
n148.out[0] (.names)                                             0.235     6.369
S~11.D[0] (.latch)                                               1.338     7.707
data arrival time                                                          7.707

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.435


#Path 7
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n119_1.in[1] (.names)                                    1.338     2.937
new_new_n119_1.out[0] (.names)                                   0.261     3.198
n136.in[0] (.names)                                              1.338     4.535
n136.out[0] (.names)                                             0.261     4.796
n140.in[2] (.names)                                              1.338     6.134
n140.out[0] (.names)                                             0.235     6.369
S~9.D[0] (.latch)                                                1.338     7.707
data arrival time                                                          7.707

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.435


#Path 8
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n119_1.in[1] (.names)                                    1.338     2.937
new_new_n119_1.out[0] (.names)                                   0.261     3.198
new_new_n138.in[1] (.names)                                      1.338     4.535
new_new_n138.out[0] (.names)                                     0.261     4.796
n144.in[0] (.names)                                              1.338     6.134
n144.out[0] (.names)                                             0.195     6.329
S~10.D[0] (.latch)                                               1.338     7.667
data arrival time                                                          7.667

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.667
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.395


#Path 9
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n125.in[0] (.names)                                      1.338     2.937
new_new_n125.out[0] (.names)                                     0.261     3.198
new_new_n124_1.in[0] (.names)                                    1.338     4.535
new_new_n124_1.out[0] (.names)                                   0.195     4.730
n132.in[1] (.names)                                              1.338     6.068
n132.out[0] (.names)                                             0.195     6.263
S~7.D[0] (.latch)                                                1.338     7.601
data arrival time                                                          7.601

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.329


#Path 10
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n119_1.in[1] (.names)                                    1.338     2.937
new_new_n119_1.out[0] (.names)                                   0.261     3.198
n136.in[0] (.names)                                              1.338     4.535
n136.out[0] (.names)                                             0.261     4.796
S~8.D[0] (.latch)                                                1.338     6.134
data arrival time                                                          6.134

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.862


#Path 11
Startpoint: S~10.Q[0] (.latch clocked by clk)
Endpoint  : out:S~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             1.338     1.338
S~10.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~10.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 12
Startpoint: S~16.Q[0] (.latch clocked by clk)
Endpoint  : out:S~16.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             1.338     1.338
S~16.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~16.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 13
Startpoint: S~15.Q[0] (.latch clocked by clk)
Endpoint  : out:S~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             1.338     1.338
S~15.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~15.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 14
Startpoint: S~14.Q[0] (.latch clocked by clk)
Endpoint  : out:S~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             1.338     1.338
S~14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~14.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 15
Startpoint: S~13.Q[0] (.latch clocked by clk)
Endpoint  : out:S~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             1.338     1.338
S~13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~13.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 16
Startpoint: S~12.Q[0] (.latch clocked by clk)
Endpoint  : out:S~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             1.338     1.338
S~12.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~12.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 17
Startpoint: S~11.Q[0] (.latch clocked by clk)
Endpoint  : out:S~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             1.338     1.338
S~11.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~11.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 18
Startpoint: S~9.Q[0] (.latch clocked by clk)
Endpoint  : out:S~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              1.338     1.338
S~9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~9.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 19
Startpoint: S~0.Q[0] (.latch clocked by clk)
Endpoint  : out:S~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              1.338     1.338
S~0.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~0.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 20
Startpoint: S~1.Q[0] (.latch clocked by clk)
Endpoint  : out:S~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              1.338     1.338
S~1.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~1.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 21
Startpoint: S~2.Q[0] (.latch clocked by clk)
Endpoint  : out:S~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              1.338     1.338
S~2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~2.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 22
Startpoint: S~3.Q[0] (.latch clocked by clk)
Endpoint  : out:S~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              1.338     1.338
S~3.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~3.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 23
Startpoint: S~4.Q[0] (.latch clocked by clk)
Endpoint  : out:S~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              1.338     1.338
S~4.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~4.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 24
Startpoint: S~5.Q[0] (.latch clocked by clk)
Endpoint  : out:S~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              1.338     1.338
S~5.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~5.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 25
Startpoint: S~6.Q[0] (.latch clocked by clk)
Endpoint  : out:S~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              1.338     1.338
S~6.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~6.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 26
Startpoint: S~7.Q[0] (.latch clocked by clk)
Endpoint  : out:S~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              1.338     1.338
S~7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~7.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 27
Startpoint: S~8.Q[0] (.latch clocked by clk)
Endpoint  : out:S~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              1.338     1.338
S~8.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~8.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 28
Startpoint: X~0.inpad[0] (.input clocked by clk)
Endpoint  : S~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~0.inpad[0] (.input)                                            0.000     0.000
S~0.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 29
Startpoint: X~6.inpad[0] (.input clocked by clk)
Endpoint  : S~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~6.inpad[0] (.input)                                            0.000     0.000
S~6.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 30
Startpoint: X~5.inpad[0] (.input clocked by clk)
Endpoint  : S~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~5.inpad[0] (.input)                                            0.000     0.000
S~5.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 31
Startpoint: X~4.inpad[0] (.input clocked by clk)
Endpoint  : S~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~4.inpad[0] (.input)                                            0.000     0.000
S~4.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 32
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
S~3.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 33
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
S~2.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 34
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
S~1.D[0] (.latch)                                                1.338     1.338
data arrival time                                                          1.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -1.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#End of timing report
