* Topologies Supported: Buck, Inverting Buck-Boost
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Power Good
*      b. High side Mosfet current Limit
*	   c. Negative current limit
*	   d. HICCUP functionality
*	   e. FPWM at light loads
* 2. Temperature effects are not modeled. 
* 3. The following parameters are used in the model:
*	   a. rdsls: This parameter denotes Low side MOSFET On resistance
*	   b. imaxneg: This parameter denotes maximum negative inductor current
*	   c. iminpk: This parameter denotes minimum peak inductor current
*      d. vcomp_min: This parameter denotes minimum value of COMP
*	   e. rdshs: This parameter denotes High side MOSFET On resistance
*      f. vcomp_maxpk: This parameter denotes maximum value of COMP
*	   g. rsense_hs: This parameter denotes Sense resistance for inductor current
*	   h. imaxvy: This parameter denotes Maximum valley current limit
*	   i. fpwm: Sets whether the model should operate in PFM/FPWM in steady state
*		  at light loads.
*
*****************************************************************************
.SUBCKT LMR36015FB_TRANS AGND BST EN FB NC PG PGND_0 PGND_1 SW VCC VIN_0 
+ VIN_1 PARAMS: MODE=0 FASTSS=0
C_U7_C1         0 VCC_INT  1n  TC=0,0 
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V9         U7_N16735320 0 3.9
X_U7_U626         IC_ENABLE IC_DISABLE INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U625         HICCUP U7_N16759513 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U614         EN U7_N16735086 U7_N16735008 U7_EN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V13         U7_N16747929 0 1.14
X_U7_U623         EN U7_N16747929 U7_N16747975 U7_ENABLE_VCC COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V7         U7_N16735086 0 1.23
V_U7_V8         U7_N16735276 0 0.6
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V14         U7_N16747975 0 0.8
V_U7_V6         U7_N16735008 0 0.11
X_U7_U624         U7_EN_OK U7_VCC_OK U7_N16759513 IC_ENABLE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R1         U7_N16750094 VCC_INT  1m  
E_U7_ABM1         U7_N16750094 0 VALUE { IF( V(U7_ENABLE_VCC)>0.5,LIMIT(
+  (V(VIN_1)),0,5) , 0 )    }
X_U7_U615         VCC_INT U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U3         IC_DISABLE HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C1         U2_SS_INT 0  4.5n IC={MODE*1.2} 
G_U2_ABMII1         VCC_INT U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, {1u* (1+
+  4*FASTSS))}    }
E_U2_E3         REF_EA 0 U2_N16741787 0 1
X_U2_U5         U2_SS_INT U2_N16736482 SS_DONE COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
D_U2_D62         U2_SS_INT VCC_INT D_D1 
E_U2_ABM9         U2_N16741787 0 VALUE { MIN(V(U2_SS_INT) ,1)    }
V_U2_V8         U2_N16736482 0 1.1
X_U4_U862         HS_OFF U4_N17321343 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_SHIFTDN}
X_U4_U874         U4_N17153988 LG_ON U4_N17159397 U4_LS_SENSE_OK AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C10         0 U4_LS_GATEB  0.1n  
D_U4_D65         PGND U4_N17211640 D_COMP 
E_U4_E7         0 U4_N16914978 U4_N16914871 0 1
X_U4_U620         U4_ZCD U4_LS_SENSE_OK U4_ZX_NEG_VY AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U865         HS_GATE U4_ZX_NEG_VY U4_LS_OFF OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U4_C182         PGND SW  {CDS_LS}  TC=0,0 
C_U4_C181         0 U4_N16840592  3.3p  TC=0,0 
X_U4_U677         MODE_CH N17144535 U4_RAMP_COMP_PULSE TOFF 0 0
+  dffsr_rhpbasic_gen_nodelay PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S1    U4_HS_GATE_OUT SW U4_N17211487 SW Driver_U4_S1 
V_U4_V14         VIN_1 U4_N17211487 0
X_U4_U875         HG_ON U4_N17159397 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V8         COMP U4_N16914841 {VCOMP_MIN+2m}
X_U4_S31    U4_HS_GATEB 0 U4_HS_GATE_OUT SW Driver_U4_S31 
V_U4_V12         U4_N16840544 0 1
E_U4_E8         U4_VY_CMD 0 U4_N16914871 0 {1/RDSLS}
V_U4_V13         U4_VDC 0 3.3
C_U4_C183         0 U4_N19624  1n  
V_U4_V11         U4_N17211487 U4_N17211653 -0.25
C_U4_C11         0 U4_HS_GATEB  0.1n  
X_U4_U630         U4_NEG U4_FFWD U4_N17121165 N17121163 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_S2    U4_LS_GATE_OUT PGND SW PGND Driver_U4_S2 
X_U4_U878         U4_N17332011 U4_N17333137 HS_GATE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U873         LG_ON U4_N17153988 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_LS_OK}
D_U4_D64         SW U4_N17211653 D_comp_test 
R_U4_R1         U4_N16840587 0  12.6k  
X_U4_U684         U4_SWIN U4_N16914978 U4_N16915021 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U4_E1         U4_N39233 0 BST PGND 1
X_U4_U662         IC_DISABLE U4_LS_READY U4_N16938368 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U876         U4_N17328167 U4_N17330798 LG_ON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U661         U4_VY_OK U4_ZX_NEG_VY U4_LS_READY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V17         0 U4_ZCDTHRESH_INT {IMAXNEG*RDSLS}
X_U4_U8771         LG_ON U4_N17332011 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U4_F3    U4_N16840544 U4_N16840587 U4_VDC U4_N16840592 Driver_U4_F3 
E_U4_E11         U4_NEG_CMD 0 U4_ZCDTHRESH 0 {-1/RDSLS}
X_U4_U861         HG_ON U4_N17333137 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_DR_HS}
E_U4_ABM6         U4_N17212274 0 VALUE { IF(V(HS_GATE)>0.5,0,1)    }
X_U4_U863         U4_N17321343 U4_HSOFF_DOWN BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY={DY_ADD_LS_ON}
X_U4_U871         U4_N17089878 HS_OFF one_shot PARAMS:  T=10  
X_U4_U141         RAMP_COMP U4_RAMP_COMP_PULSE red PARAMS: WIDTH=5n VTHRESH=0.5
+  VDD=1 VSS=0
D_U4_D71         U4_N16840592 U4_VDC D_D1 
X_U4_U870         U4_N17113246 IC_ENABLE U4_N17121690 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V10         SW U4_N17211640 -0.25
E_U4_ABM178         U4_N16914966 0 VALUE {
+  LIMIT(V(U4_N16914841)-V(U4_N16914796),{VCOMP_MAXVY/4},{IMAXNEG/2*GAIN_COMP2I})
+     }
X_U4_U852         U4_N16970764 U4_N19624 U4_N17113246 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_S33    LG_ON 0 VCC U4_LS_GATE_OUT Driver_U4_S33 
R_U4_R12         U4_HS_GATEB U4_N17212274  1  
X_U4_U869         U4_N17121690 U4_LTMINBOOT BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U4_S30    HS_GATE 0 BST U4_HS_GATE_OUT Driver_U4_S30 
R_U4_R11         U4_LS_GATEB U4_N17219759  1  
E_U4_E6         U4_SWIN 0 SW PGND 1
V_U4_V16         U4_N16970764 SW {VMINBOOT}
X_U4_S10    FPWM_GATE 0 U4_N16914796 0 Driver_U4_S10 
D_U4_D70         VCC BST D_D1 
X_U4_U872         HS_GATE HS_SENSE_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_HS_OK}
X_U4_U866         U4_N17321378 U4_N17321403 U4_N17330798 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U850         GT_PK U4_LTMINBOOT HS_TIMEOUT U4_N17089878 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U877         HG_ON U4_N17328167 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
R_U4_R13         U4_N39233 U4_N19624  1 TC=0,0 
X_U4_U7         CONT U4_CONTBAR HG_ON U4_N16938368 SRLATCHRHP_BASIC_NEW PARAMS:
+  IC=0 THRESH=0.5 VDD=1 VSS=0
X_U4_S9    FPWM_GATE 0 U4_N16914796 TOFF_OFFSET Driver_U4_S9 
X_U4_U6         U4_N17321403 N17321265 U4_LS_OFF U4_HSOFF_DOWN
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U4_S3    HG_ON 0 U4_N16840592 0 Driver_U4_S3 
X_U4_U619         U4_SWIN U4_ZCDTHRESH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U854         U4_N17121165 U4_FFWD BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
E_U4_ABM8         U4_N17219759 0 VALUE { IF(V(LG_ON)>0.5,0,1)    }
X_U4_U853         FPWM_GATE U4_ZX_NEG_VY U4_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U867         IC_DISABLE U4_N17321378 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U864         HG_ON HS_GATE BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_SHIFTDN}
X_U4_U686         U4_N16840592 REF_EA TOFF_TIMEOUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U683         U4_N16915021 U4_LS_SENSE_OK U4_VY_OK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S32    U4_LS_GATEB 0 U4_LS_GATE_OUT PGND Driver_U4_S32 
E_U4_ABM179         U4_ZCDTHRESH 0 VALUE {
+  IF(V(FPWM_GATE)>0.5,V(U4_ZCDTHRESH_INT),0)    }
E_U4_ABM177         U4_N16914871 0 VALUE { LIMIT(V(U4_N16914966)*
+ {RSENSE_LS/RVTOI_LS}, 10,-10)    }
C_C2         AGND VCC  1n  TC=0,0 
R_U1_R9         U1_N16823267 U1_N16822477  1  
X_U1_U686         U1_TOFFTIMERINPUT U1_N16822648 TOFFBAR COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_S5    U1_N16998876 0 U1_N16998922 0 ERROR_AMPLIFIER_U1_S5 
V_U1_V11         U1_5V 0 5
D_U1_D22         U1_N16822606 U1_TOFFTIMERINPUT D_COMP 
G_U1_G2         U1_N16822606 0 VALUE { LIMIT(V(U1_N16822477, 0)*10,0,
+ {IFoldBackSupply*10}) }
V_U1_V14         U1_N16999003 0 {VCOMP_MAX}
E_U1_ABM1         U1_N16998893 0 VALUE { LIMIT((V(REF_EA)*3*{VCOMP_MAX}),0,
+ {VCC})    }
R_U1_R7         U1_TOFFCAP U1_TOFFTIMERINPUT  990k  
V_U1_V18         U1_N16998958 0 {0.25*VCOMP_MAX}
C_U1_C6         0 U1_N16823020  20p IC=0 
X_U1_H2    VCC_INT U1_N16822549 U1_N16823267 0 ERROR_AMPLIFIER_U1_H2 
C_U1_C9         U1_N16823182 0  470f IC=0 
G_U1_G1         U1_N16822549 U1_VCOMP_VT VALUE { LIMIT(V(U1_N16822566, COMP)*
+ {FdBkVTOI},1n,20u) }
R_U1_R10         FBI U1_N16823182  420k  
C_U1_C4         0 U1_N16822447  400f  
R_U1_R5         U1_N16823020 U1_VCOMP_VT  1500k  
R_U1_R2         U1_N16875308 U1_N16822447  397k  
G_U1_ABM2I2         U1_VCOMP_VT 0 VALUE { LIMIT((V(COMP) -
+  V(U1_N16999003))*35m, 0,50u)    }
X_U1_S4    U1_N16998876 0 U1_VCOMP_VT U1_N16998922 ERROR_AMPLIFIER_U1_S4 
G_U1_ABM2I4         U1_N16998922 0 VALUE { LIMIT((V(COMP) -
+  V(U1_N16998893))*35m, 0,30u)    }
X_U1_U684         TOFFBAR TOFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_D23         0 U1_N16822606 D_COMP 
C_U1_C10         0 U1_N16822477  1n  TC=0,0 
E_U1_E2         TOFF_OFFSET 0 VALUE { LIMIT(V(U1_N16822477, 0)*
+ {-IMAXNEG/2/GAIN_COMP2I/EAGAIN/0.01},0,10) }
X_U1_U685         IC_DISABLE U1_N16851626 U1_N16908325 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V17         U1_N16822566 0 {VCOMP_MIN}
G_U1_ABM2I1         0 U1_VCOMP_VT VALUE { LIMIT((V(REF_EA) -
+  V(U1_N16823182))*10u, -3u,3u)    }
V_U1_V13         U1_N16822648 0 0.9
X_U1_U682         CONT RMPOK U1_N16851626 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_E1         U1_N16822954 0 VALUE { LIMIT(V(U1_VCOMP_VT, 0)*0.9,0,{VCC}) }
X_U1_S3    U1_N16908325 0 U1_TOFFCAP 0 ERROR_AMPLIFIER_U1_S3 
C_U1_C7         U1_TOFFCAP 0  2p  
X_U1_U683         REF_EA U1_N16998958 U1_N16998876 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
I_U1_I3         VCC_INT U1_N16822606 DC {IFoldBackSupply}  
E_U1_E3         COMP 0 U1_N16822447 0 1
V_U1_V9         U1_N16822954 U1_N16875308 611.9m
R_U1_R8         0 U1_TOFFCAP  1G  
D_U1_D24         0 U1_VCOMP_VT D_COMP 
R_R6         VIN_1 VIN_0  1m  
C_C1         0 N17207212  1n  TC=0,0 
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP_U5_S4 
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_U31         U5_N16889126 U5_H_END HICCUP U5_HICCUP_SD_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C9         0 U5_N16889118  1.443u  TC=0,0 
X_U5_U612         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R5         U5_N16777952 U5_N16777947  1  
V_U5_V4         U5_N16778004 0 1
G_U5_G4         0 U5_N16778000 HICCUP 0 {0.1m* (1 + 9*FASTSS)}
X_U5_U614         SS_DONE U5_N16890709 U5_N16889184 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U32         U5_N16889126 U5_N16889184 U5_HICCUP U5_HICCUP_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C7         0 U5_N16778000  9.4u IC=0 
X_U5_U613         UVP U5_N16890709 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U5_G5         UVP U5_N16889118 VALUE { V(UVP, U5_N16889118)/(2k*
+ {10-9*FASTSS}) }
C_U5_C8         0 U5_N16777952  1n  
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
E_U5_ABM1         U5_N16889126 0 VALUE {
+  IF(V(U5_HICCUP)>0.5,V(U5_N002151),V(UVP))    }
E_U5_ABM2         U5_N002151 0 VALUE { IF(V(U5_N16889118)>0.5,1,0)    }
D_U5_D71         U5_N16889118 UVP D_D 
X_U6_U825         U6_N16734139 U6_N16734133 HG_ON U6_PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R281         U6_N16809123 U6_N16809149  144.3  
X_U6_U846         FPWM_GATE U6_FPWM_GATE_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U6_V3         U6_N16951616 0 1
X_U6_U847         U6_HS_ON U6_N17057478 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_SHIFTUP}
X_U6_U842         U6_HSRAMP U6_N16951616 HS_TIMEOUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U6_ABMII4         U6_N16831525 0 VALUE { if( V(IC_DISABLE)< 0 .5 ,
+  LIMIT(V(U6_N16894904)* {1/RVTOI_SLOPE}, -1 ,10),0)    }
C_U6_C184         U6_VOFFSET2 0  20p  
X_U6_U870         U6_N17054494 U6_HS_ON one_shot PARAMS:  T=35  
X_U6_U850         U6_VSLOPE_GATE VSLOPE FPWM_GATE U6_N16884473 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U843         HS_TIMEOUT U6_N16951582 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
E_U6_E3         U6_VSLOPE2 0 RAMP 0 1
X_U6_S7    U6_N16808316 0 U6_VSLOPE2 U6_N16808951 GmIphase_U6_S7 
C_U6_C182         U6_N16809149 0  1p  
X_U6_H1    0 U6_N16831525 U6_N17086495 0 GmIphase_U6_H1 
D_U6_D18         U6_N16809149 U6_N16809123 D_D1 
R_U6_R280         HS_GATE U6_N16808316  144.3  
D_U6_D17         U6_N16808316 HS_GATE D_D1 
X_U6_U827         U6_N16734677 HG_ON U6_N16734139 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_S8    U6_N16809149 0 U6_N16808951 U6_VOFFSET2 GmIphase_U6_S8 
X_U6_U856         U6_N16955874 LG_ON U6_N16956524 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U869         U6_SET U6_N17021082 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U6_U835         U6_HS_CMD SW U6_HS_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U6_C178         0 U6_HSRAMP  3.3n IC=0 
G_U6_ABMII5         U6_HS_CMD 0 VALUE { LIMIT(V(U6_N17086495)*1,-1,1)    }
X_U6_S1    U6_N16956524 0 U6_HSRAMP 0 GmIphase_U6_S1 
V_U6_V4         U6_N16877797 0 {VCOMP_MIN}
X_U6_U851         VSLOPE 0 MODE_CH U6_VSLOPE_GATE MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U612         REF_EA FBI U6_N16734995 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U6_D16         U6_HSRAMP U6_V5 D_D1 
X_U6_U678         U6_SET N17021086 U6_N17021084 VCC_INT U6_N17021082 0
+  dffsr_rhpbasic_gen_nodelay PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U6_ABMII7         0 U6_N16831525 VALUE { if( V(IC_DISABLE)< 0 .5,
+  LIMIT(V(U6_N16884473)* {1/RVTOI_SLOPE}, 0 ,10),0)    }
X_U6_U828         U6_PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_C181         U6_N16808316 0  1p  
D_U6_D10         U6_N16734139 U6_N16734133 D_D1 
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U871         U6_N16734257 U6_PREBIAS U6_N16734995 IC_DISABLE
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U6_U826         HG_ON U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1n
X_U6_U7         HG_ON U6_HG_ONB HS_OFF U6_N17057478 SRLATCHRHP_BASIC_NEW
+  PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U6_U836         U6_HS_COMP_OUT HS_SENSE_OK GT_PK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U852         U6_VOFFSET U6_VOFFSET2 FPWM_GATE U6_N16894904 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_C177         0 U6_N16734133  1n  
X_U6_U838         IC_DISABLE U6_N17021084 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_E1         U6_PK_CMD 0 VIN_1 U6_HS_CMD {1/RDSHS}
V_U6_V2         U6_V5 0 5
G_U6_ABM2I1         U6_N16831525 0 VALUE { if( V(IC_DISABLE)< 0 .5,
+  LIMIT((V(COMP)-V(U6_N16874447))* {1/RVTOI_HS}, 0 ,20),0)    }
X_U6_U839         U6_SET CLK U6_N17054494 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R278         U6_HS_CMD VIN_1  {RSENSE_HS}  
X_U6_U849         0 U6_N16877797 FPWM_GATE U6_N16874447 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U6_ABMII3         U6_V5 U6_HSRAMP VALUE { if(V(IC_DISABLE) <0.5, 440u,0)    }
X_U6_U853         U6_VOFFSET2 0 MODE_CH U6_VOFFSET MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R276         U6_N16734139 U6_N16734133  72.2  
C_U6_C183         U6_N16808951 0  100f  
X_U6_U841         U6_N16951582 CONT U6_HS_ON U6_N16955874 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R4         U6_N16734257 0  1Meg TC=0,0 
X_U6_U848         HS_GATE U6_N16809123 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_E3         N17214352 AGND N17207212 0 1
X_U10_U621         U10_N16818724 U10_N16818947 U10_HICC_RES AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S19    PGOOD_EN 0 PG AGND PGOOD_U10_S19 
C_U10_C162         0 U10_N16818947  1n  
V_U10_V7         U10_N16817296 0 0.4
V_U10_V4         U10_N16626981 0 20m
X_U10_U622         U10_N16818724 U10_N16818942 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U10_C165         0 PGOOD_EN  1u  
X_U10_U618         U10_PGOOD_UV U10_PGOOD_OV U10_N16791609 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U614         FBI U10_N16627165 U10_N16626981 U10_N16825054
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R286         U10_N16818942 U10_N16818947  1k  
X_U10_U613         U10_N16787180 FBI U10_N16625533 U10_N16824943
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U625         SS_DONE U10_N16819234 UVP AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U10_R287         U10_N16824943 U10_PGOOD_UV  72.15  
R_U10_R288         U10_N16825054 U10_PGOOD_OV  72.15  
V_U10_V3         U10_N16627165 0 1.07
V_U10_V2         U10_N16787180 0 930m
X_U10_U619         U10_N16817296 FBI U10_N16817256 U10_N16819234
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U617         HICCUP U10_N16818724 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U10_C163         0 U10_PGOOD_UV  1n  
V_U10_V1         U10_N16625533 0 20m
R_U10_R289         U10_N16791609 PGOOD_EN  145.743  
X_U10_U624         UVP U10_HICC_RES U10_UVP_LATCH U10_UVP_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U10_C164         0 U10_PGOOD_OV  1n  
V_U10_V6         U10_N16817256 0 20m
R_R17         PGND PGND_0  1m  
E_E1         FBI 0 FB AGND 1
C_U3_C79         RAMP 0  {Cramp} IC=0 
E_U3_ABM7         U3_N16838492 0 VALUE { LIMIT(V(U3_N16838619),
+ {FSMIN_ratio},1.9)    }
X_U3_S28    U3_RMPOKBAR 0 U3_N16838513 VSLOPE Oscillator_U3_S28 
X_U3_U131         RAMP U3_N16839177 RAMP_COMP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U677         RMPOK U3_RMPOKBAR RAMP_COMP VCC_INT CLK 0 dffsr_rhpbasic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R1         U3_N16838628 0  {RT}  
C_U3_C150         VSLOPE 0  {Cramp} IC=0 
X_U3_U137         IC_DISABLE CLK U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U3_D72         VSLOPE VCC_INT D_D1 
X_U3_F3    U3_N16838557 U3_N16838628 VCC_INT U3_N16838633 Oscillator_U3_F3 
X_U3_U145         U3_N16838800 U3_N16838681 U3_N16838789 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U690         0 U3_N16838789 CLK OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U688         FPWM_GATE U3_N16838703 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V54         U3_N16838840 0 {FPWM}
V_U3_V51         U3_N16838619 0 {VREF}
V_U3_V47         U3_N16839177 0 {VOSC}
X_U3_S26    U3_DISCHARGE 0 RAMP 0 Oscillator_U3_S26 
X_U3_S30    U3_RMPOKBAR 0 U3_N16838633 RAMP Oscillator_U3_S30 
D_U3_D70         U3_N16838513 VCC_INT D_D1 
X_U3_U679         TOFFBAR FPWM_GATE U3_N16838724 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U3_D71         U3_N16838633 VCC_INT D_D1 
X_U3_F2    U3_N16838497 U3_N16838557 VCC_INT VSLOPE Oscillator_U3_F2 
X_U3_F1    U3_N16838492 U3_N16838497 VCC_INT U3_N16838513 Oscillator_U3_F1 
X_U3_U689         0 U3_N16838703 U3_N16838681 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U680         SS_DONE U3_N16838840 FPWM_GATE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U686         CONT U3_N16838724 RMPOK U3_N16838800 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_V55         U3_N16850053 0 {RT}
X_U3_S29    U3_DISCHARGE 0 VSLOPE 0 Oscillator_U3_S29 
R_R19         VCC_INT N17207212  1  
R_R18         PGND PGND_1  1m  
R_R20         N17214352 VCC  1  
.IC         V(U6_VOFFSET2 )={MODE*0.5}
.IC         V(U6_N16808951 )={MODE*0.5}
.ENDS LMR36015FB_TRANS
.PARAM  vminboot=1.6 dy_shiftup=25n fpwm=1 cramp=3.3p gain_comp2i={
+ {imaxpk-iminpk}/{vcomp_maxpk-vcomp_min}} rdsls=150m dy_ls_ok=40n vcomp_maxvy={
+ {pk2vl*imaxvy}/{gain_comp2i}} fsmin_ratio=0.1 ifoldbacksupply=1u osc_gain=
+ {250m-osc_gain_ext} rt={gain_ramp/(cramp*vosc*freq)} rvtoi_ls={rvtoi_hs/pk2vl}
+  imaxneg=-1.2 iclamp=0.0 rdshs=225m vcomp_min=0.19 iminpk=0.48 dy_dr_ls=5n
+  cds_ls={4.8e-10/rdsls} imaxpk=2.4 vcomp_max=1 gain_ramp=0.25 rvtoi_hs=
+ {rsense_hs/gain_comp2i/rdshs} rsense_ls={rsense_hs*rdsls/rdshs} freq=1000k
+  dy_add_ls_on=2n gain_slope2i={1.051/gain_comp2i/vosc} dy_dr_hs=5n fdbkvtoi=35m
+  gain_lowslope2i={2.1/gain_comp2i/vosc} vcomp_maxpk=1 rsense_hs=6k vosc=1.1
+  pk2vl=2 eagain=10u rvtoi_slope={rvtoi_hs/gain_slope2i} imaxvy=1.8 dy_hs_ok=40n
+  vref=1 dy_shiftdn=5n osc_gain_ext={250m*90k/freq} vcc=5

.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 SW Roff=1e9 Ron=3k Vt=0.35 Vh=0.15
.ends SOFT_START_U2_S1

.subckt Driver_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 SW Roff=1e9 Ron={RDSHS} Vt=0.35 Vh=0.15
.ends Driver_U4_S1

.subckt Driver_U4_S31 1 2 3 4  
S_U4_S31         3 4 1 2 _U4_S31
RS_U4_S31         1 2 1G
.MODEL         _U4_S31 SW Roff=100e6 Ron=3  Vt=0.5 Vh=0.05 
.ends Driver_U4_S31

.subckt Driver_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 SW Roff=1e9 Ron={RDSLS} Vt=0.35 Vh=0.15
.ends Driver_U4_S2

.subckt Driver_U4_F3 1 2 3 4  
F_U4_F3         3 4 VF_U4_F3 250m
VF_U4_F3         1 2 0V
.ends Driver_U4_F3

.subckt Driver_U4_S33 1 2 3 4  
S_U4_S33         3 4 1 2 _U4_S33
RS_U4_S33         1 2 1G
.MODEL         _U4_S33 SW Roff=100e6 Ron=6 Vt=0.5 Vh=0.05
.ends Driver_U4_S33

.subckt Driver_U4_S30 1 2 3 4  
S_U4_S30         3 4 1 2 _U4_S30
RS_U4_S30         1 2 1G
.MODEL         _U4_S30 SW Roff=100e6 Ron=6 Vt=0.5 Vh=0.05
.ends Driver_U4_S30

.subckt Driver_U4_S10 1 2 3 4  
S_U4_S10         3 4 1 2 _U4_S10
RS_U4_S10         1 2 1G
.MODEL         _U4_S10 SW Roff= Ron= Roff=200m Ron=5G Vt=0.5 Vh=0.05
.ends Driver_U4_S10

.subckt Driver_U4_S9 1 2 3 4  
S_U4_S9         3 4 1 2 _U4_S9
RS_U4_S9         1 2 1G
.MODEL         _U4_S9 SW Roff=5G Ron=200m Vt=0.5 Vh=0.05
.ends Driver_U4_S9

.subckt Driver_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 SW Roff=1e9 Ron=100m Vt=0.5 Von=0.3
.ends Driver_U4_S3

.subckt Driver_U4_S32 1 2 3 4  
S_U4_S32         3 4 1 2 _U4_S32
RS_U4_S32         1 2 1G
.MODEL         _U4_S32 VSWITCH Roff=100e6 Ron=3 Vt=0.5 Von=0.05
.ends Driver_U4_S32

.subckt ERROR_AMPLIFIER_U1_S5 1 2 3 4  
S_U1_S5         3 4 1 2 _U1_S5
RS_U1_S5         1 2 1G
.MODEL         _U1_S5 SW Roff=2G Ron=200m Vt=0.5 Von=0.25
.ends ERROR_AMPLIFIER_U1_S5

.subckt ERROR_AMPLIFIER_U1_H2 1 2 3 4  
H_U1_H2         3 4 VH_U1_H2 1
VH_U1_H2         1 2 0V
.ends ERROR_AMPLIFIER_U1_H2

.subckt ERROR_AMPLIFIER_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 SW Roff=200m  Ron=2G Vt=0.5 Vh=0.25
.ends ERROR_AMPLIFIER_U1_S4

.subckt ERROR_AMPLIFIER_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 SW Roff=1e9 Ron=100m Vt=0.5 Vh=0.25
.ends ERROR_AMPLIFIER_U1_S3

.subckt HICCUP_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 SW Roff=1e6 Ron=1m Vt=0.525 Vh=0.25
.ends HICCUP_U5_S4

.subckt GmIphase_U6_S7 1 2 3 4  
S_U6_S7         3 4 1 2 _U6_S7
RS_U6_S7         1 2 1G
.MODEL         _U6_S7 SW Roff=2e9 Ron=10k Vt=0.5 Vh=0.25
.ends GmIphase_U6_S7

.subckt GmIphase_U6_H1 1 2 3 4  
H_U6_H1         3 4 VH_U6_H1 1
VH_U6_H1         1 2 0V
.ends GmIphase_U6_H1

.subckt GmIphase_U6_S8 1 2 3 4  
S_U6_S8         3 4 1 2 _U6_S8
RS_U6_S8         1 2 1G
.MODEL         _U6_S8 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends GmIphase_U6_S8

.subckt GmIphase_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2V Von=0.8V
.ends GmIphase_U6_S1

.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=60 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19

.subckt Oscillator_U3_S28 1 2 3 4  
S_U3_S28         3 4 1 2 _U3_S28
RS_U3_S28         1 2 1G
.MODEL         _U3_S28 VSWITCH Roff=5e9 Ron=200m Voff=0.45 Von=0.55
.ends Oscillator_U3_S28

.subckt Oscillator_U3_F3 1 2 3 4  
F_U3_F3         3 4 VF_U3_F3 250m
VF_U3_F3         1 2 0V
.ends Oscillator_U3_F3

.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 SW Roff=1e9 Ron=1m Vt=0.5 Vh=0.3
.ends Oscillator_U3_S26

.subckt Oscillator_U3_S30 1 2 3 4  
S_U3_S30         3 4 1 2 _U3_S30
RS_U3_S30         1 2 1G
.MODEL         _U3_S30 SW Roff=5e9 Ron=200m Vt=0.5 Vh=0.25
.ends Oscillator_U3_S30

.subckt Oscillator_U3_F2 1 2 3 4  
F_U3_F2         3 4 VF_U3_F2 {OSC_GAIN_EXT}
VF_U3_F2         1 2 0V
.ends Oscillator_U3_F2

.subckt Oscillator_U3_F1 1 2 3 4  
F_U3_F1         3 4 VF_U3_F1 {OSC_GAIN}
VF_U3_F1         1 2 0V
.ends Oscillator_U3_F1

.subckt Oscillator_U3_S29 1 2 3 4  
S_U3_S29         3 4 1 2 _U3_S29
RS_U3_S29         1 2 1G
.MODEL         _U3_S29 VSWITCH Roff=1e9 Ron=1m Voff=0.45 Von=0.55
.ends Oscillator_U3_S29

.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.5
+ n=0.1

.model D_COMP d
+ is=1e-015
+ tt=1e-011
+ rs=0.4
+ n=1
+ cjo=1e-012

.subckt dffsr_rhpbasic_gen_nodelay q qb clk d r s params: vdd=1 vss=0
+  vthresh=0.5 
x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 5n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 5n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen_nodelay

.model D_comp_test d
+ is=1e-015
+ tt=1e-011
+ rs=0.4
+ n=1

.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot

.subckt red in out params: vthresh=0.5 width=75n vss=0 vdd=1  
c_c2         0 out  0.1n  
r_r1         inv inv_del  {width*1e9}  
c_c1         0 inv_del  1.443n  
r_r2         out_int out  1  
e_abm2         out_int 0 value { if(v(in)>{vthresh} & v(inv_del)>{vthresh},
+ {vdd},{vss})    }
e_abm1         inv 0 value { if(v(in)<{vthresh},{vdd},{vss})    }
d_d1         inv inv_del d_dred 
.model d_dred d
+ is=1e-015
+ tt=1e-011
+ n=0.01
.ends red

.model D_D d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001

.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen

.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR

.SUBCKT LDCR1 IN OUT
+ PARAMs:  L=1u DCR=0.01
L	IN OUT  Rser={DCR} {L} 
.ENDS LDCR1

.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR



.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN



.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN

.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN



.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN

.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN

.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN

.SUBCKT SRLATCHRHP_BASIC_NEW Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  1n IC={IC} 
C_C2         0 QB  1n  
E_ABM5         N00055 0 VALUE { if(v(R) >{THRESH},{VSS},if(v(S)>{THRESH},{VDD},
+  V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHRHP_BASIC_NEW



.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
bE_ABMGATE 0 Y i=IF(V(S) >VTHRESH,   V(B),V(A)) Rpar=1 Cpar=1n
.ENDS MUX2_BASIC_GEN


.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
bE_ABM 0 Y i=IF (V(INP)>V(INM), {VDD},{VSS}) Rpar=1 Cpar=1n
.ENDS COMP_BASIC_GEN
*
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
ABUF A 0 0 0 0 0 Y 0 BUF Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS INV_BASIC_GEN


.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
ABUF A 0 0 0 0 0 Y 0 BUF Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS BUF_BASIC_GEN
*
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
AOR2 A B 0 0 0 0 Y 0 OR Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS OR2_BASIC_GEN
*
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
ANAND2 A B 0 0 0 Y 0 0 AND Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS NAND2_BASIC_GEN
*
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
ANOR3 A B C 0 0 Y 0 0 OR Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS NOR3_BASIC_GEN

.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 

A A B C 0 0 0 Y 0 OR Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=2n tripdt=5n Td=1n

.ENDS OR3_BASIC_GEN 
*
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
AAND2 A B 0 0 0 0 Y 0 AND Ref={VTHRESH} Vhigh={VDD} Vlow={VSS} Rout=1 Cout=1n tripdt=5n
.ENDS AND2_BASIC_GEN
