Partition Merge report for sigma_delta
Wed Mar 23 21:06:01 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Connections to In-System Debugging Instance "auto_signaltap_0"
  4. Partition Merge Netlist Types Used
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Partition Merge Summary                                                  ;
+-------------------------------+------------------------------------------+
; Partition Merge Status        ; Successful - Wed Mar 23 21:06:01 2022    ;
; Quartus II 64-Bit Version     ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                 ; sigma_delta                              ;
; Top-level Entity Name         ; sigma_delta                              ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; 50 %                                     ;
;     Combinational ALUTs       ; 19,598 / 72,768 ( 27 % )                 ;
;     Dedicated logic registers ; 15,817 / 72,768 ( 22 % )                 ;
; Total registers               ; 15882                                    ;
; Total pins                    ; 402 / 759 ( 53 % )                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 915,328 / 4,520,448 ( 20 % )             ;
; DSP block 9-bit elements      ; 0 / 384 ( 0 % )                          ;
; Total PLLs                    ; 3 / 12 ( 25 % )                          ;
; Total DLLs                    ; 0 / 2 ( 0 % )                            ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                 ;
+------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                          ; Details ;
+------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+---------+
; The_clock                                                              ; pre-synthesis ; connected ; Top            ; post-fit          ; altpll00:inst233|altpll:altpll_component|_clk0                                             ; N/A     ;
; ofc1_err_manager:inst1|error                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|line_dff:inst11|lpm_ff:lpm_ff_component|dffs[0]                     ; N/A     ;
; ofc1_err_manager:inst1|error                                           ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|line_dff:inst11|lpm_ff:lpm_ff_component|dffs[0]                     ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|enable                    ; pre-synthesis ; connected ; Top            ; post-fit          ; VME_thing:inst69|dff32:inst146|lpm_ff:lpm_ff_component|dffs[0]                             ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|enable                    ; pre-synthesis ; connected ; Top            ; post-fit          ; VME_thing:inst69|dff32:inst146|lpm_ff:lpm_ff_component|dffs[0]                             ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst7|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error                     ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst7|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|err   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|err                       ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|err   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|err                       ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|stop  ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|stop                      ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|stop  ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|error_decoder:inst4|stop                      ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|stop                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst8|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|stop                      ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst8|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|warning                   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst9|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst1|warning                   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst1|dff_one:inst9|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|get ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|dff_one:inst3|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|get ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|dff_one:inst3|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|q   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|q                       ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|q   ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|signal_capture:inst11|q                       ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|get    ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|dff_one:inst5|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|get    ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|dff_one:inst5|lpm_ff:lpm_ff_component|dffs[0] ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|q      ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|q                          ; N/A     ;
; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|q      ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|error_judgement:inst2|stop_status:inst12|q                          ; N/A     ;
; ofc1_err_manager:inst1|live_rising                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; rising_edge:inst9|out                                                                      ; N/A     ;
; ofc1_err_manager:inst1|live_rising                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; rising_edge:inst9|out                                                                      ; N/A     ;
; ofc1_err_manager:inst1|lvds_rx[0]                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; inputbus[4]                                                                                ; N/A     ;
; ofc1_err_manager:inst1|lvds_rx[0]                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; inputbus[4]                                                                                ; N/A     ;
; ofc1_err_manager:inst1|lvds_rx[1]                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; inputbus[5]                                                                                ; N/A     ;
; ofc1_err_manager:inst1|lvds_rx[1]                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; inputbus[5]                                                                                ; N/A     ;
; ofc1_err_manager:inst1|stop                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|line_dff:inst12|lpm_ff:lpm_ff_component|dffs[0]                     ; N/A     ;
; ofc1_err_manager:inst1|stop                                            ; pre-synthesis ; connected ; Top            ; post-fit          ; ofc1_err_manager:inst1|line_dff:inst12|lpm_ff:lpm_ff_component|dffs[0]                     ; N/A     ;
; spill_cnt:inst508|spill_cnt[0]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[0]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[0]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[0]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[10]                                        ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[10]                                                            ; N/A     ;
; spill_cnt:inst508|spill_cnt[10]                                        ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[10]                                                            ; N/A     ;
; spill_cnt:inst508|spill_cnt[11]                                        ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[11]                                                            ; N/A     ;
; spill_cnt:inst508|spill_cnt[11]                                        ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[11]                                                            ; N/A     ;
; spill_cnt:inst508|spill_cnt[1]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[1]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[1]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[1]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[2]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[2]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[2]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[2]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[3]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[3]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[3]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[3]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[4]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[4]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[4]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[4]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[5]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[5]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[5]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[5]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[6]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[6]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[6]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[6]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[7]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[7]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[7]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[7]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[8]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[8]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[8]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[8]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[9]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[9]                                                             ; N/A     ;
; spill_cnt:inst508|spill_cnt[9]                                         ; post-fitting  ; connected ; Top            ; post-fit          ; spill_cnt:inst508|spill_cnt[9]                                                             ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                           ;
+-----------------------------------------------+------------------------+----------------------+--------------------------------+
; Statistic                                     ; Top                    ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ;
+-----------------------------------------------+------------------------+----------------------+--------------------------------+
; Estimated ALUTs Used                          ; 19279 / 72768 ( 26 % ) ; 92 / 72768 ( < 1 % ) ; 227 / 72768 ( < 1 % )          ;
; Dedicated logic registers                     ; 15181 / 72768 ( 20 % ) ; 79 / 72768 ( < 1 % ) ; 557 / 72768 ( < 1 % )          ;
;                                               ;                        ;                      ;                                ;
; Estimated ALUTs Unavailable                   ; 6602                   ; 15                   ; 40                             ;
;                                               ;                        ;                      ;                                ;
; Total combinational functions                 ; 19279                  ; 92                   ; 227                            ;
; Combinational ALUT usage by number of inputs  ;                        ;                      ;                                ;
;     -- 7 input functions                      ; 31                     ; 1                    ; 20                             ;
;     -- 6 input functions                      ; 6839                   ; 15                   ; 21                             ;
;     -- 5 input functions                      ; 4043                   ; 16                   ; 49                             ;
;     -- 4 input functions                      ; 3482                   ; 13                   ; 59                             ;
;     -- <=3 input functions                    ; 4884                   ; 47                   ; 78                             ;
;                                               ;                        ;                      ;                                ;
; Combinational ALUTs by mode                   ;                        ;                      ;                                ;
;     -- normal mode                            ; 19218                  ; 91                   ; 186                            ;
;     -- extended LUT mode                      ; 31                     ; 1                    ; 20                             ;
;     -- arithmetic mode                        ; 30                     ; 0                    ; 21                             ;
;     -- shared arithmetic mode                 ; 0                      ; 0                    ; 0                              ;
;                                               ;                        ;                      ;                                ;
; Estimated ALUT/register pairs used            ; 28747                  ; 102                  ; 622                            ;
;                                               ;                        ;                      ;                                ;
; Total registers                               ; 15246                  ; 79                   ; 557                            ;
;     -- Dedicated logic registers              ; 15181 / 72768 ( 20 % ) ; 79 / 72768 ( < 1 % ) ; 557 / 72768 ( < 1 % )          ;
;     -- I/O registers                          ; 65                     ; 0                    ; 0                              ;
;                                               ;                        ;                      ;                                ;
; Estimated ALMs:  partially or completely used ; 14386 / 36384 ( 39 % ) ; 51 / 36384 ( < 1 % ) ; 312 / 36384 ( < 1 % )          ;
;                                               ;                        ;                      ;                                ;
; Virtual pins                                  ; 0                      ; 0                    ; 0                              ;
; I/O pins                                      ; 402                    ; 0                    ; 0                              ;
; DSP block 9-bit elements                      ; 0 / 384 ( 0 % )        ; 0 / 384 ( 0 % )      ; 0 / 384 ( 0 % )                ;
; Total block memory bits                       ; 911872                 ; 0                    ; 3456                           ;
; Total block memory implementation bits        ; 1046016                ; 0                    ; 0                              ;
; JTAG                                          ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                           ; 3 / 12 ( 25 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ;
; M4K                                           ; 227 / 408 ( 55 % )     ; 0 / 408 ( 0 % )      ; 0 / 408 ( 0 % )                ;
;                                               ;                        ;                      ;                                ;
; Connections                                   ;                        ;                      ;                                ;
;     -- Input Connections                      ; 1                      ; 116                  ; 791                            ;
;     -- Registered Input Connections           ; 0                      ; 88                   ; 624                            ;
;     -- Output Connections                     ; 776                    ; 131                  ; 1                              ;
;     -- Registered Output Connections          ; 50                     ; 130                  ; 0                              ;
;                                               ;                        ;                      ;                                ;
; Internal Connections                          ;                        ;                      ;                                ;
;     -- Total Connections                      ; 132940                 ; 726                  ; 3060                           ;
;     -- Registered Connections                 ; 53233                  ; 553                  ; 2207                           ;
;                                               ;                        ;                      ;                                ;
; External Connections                          ;                        ;                      ;                                ;
;     -- Top                                    ; 0                      ; 108                  ; 669                            ;
;     -- sld_hub:auto_hub                       ; 108                    ; 16                   ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0         ; 669                    ; 123                  ; 0                              ;
;                                               ;                        ;                      ;                                ;
; Partition Interface                           ;                        ;                      ;                                ;
;     -- Input Ports                            ; 145                    ; 18                   ; 111                            ;
;     -- Output Ports                           ; 135                    ; 36                   ; 64                             ;
;     -- Bidir Ports                            ; 80                     ; 0                    ; 0                              ;
;                                               ;                        ;                      ;                                ;
; Registered Ports                              ;                        ;                      ;                                ;
;     -- Registered Input Ports                 ; 0                      ; 4                    ; 59                             ;
;     -- Registered Output Ports                ; 0                      ; 26                   ; 1                              ;
;                                               ;                        ;                      ;                                ;
; Port Connectivity                             ;                        ;                      ;                                ;
;     -- Input Ports driven by GND              ; 0                      ; 1                    ; 0                              ;
;     -- Output Ports driven by GND             ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC              ; 0                      ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC             ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Source             ; 0                      ; 0                    ; 35                             ;
;     -- Output Ports with no Source            ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout             ; 0                      ; 1                    ; 40                             ;
;     -- Output Ports with no Fanout            ; 0                      ; 14                   ; 55                             ;
+-----------------------------------------------+------------------------+----------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                 ;
+-----------------------------------------------+--------------------------------------------------------+
; Resource                                      ; Usage                                                  ;
+-----------------------------------------------+--------------------------------------------------------+
; Estimated ALUTs Used                          ; 19598                                                  ;
; Dedicated logic registers                     ; 15817                                                  ;
;                                               ;                                                        ;
; Estimated ALUTs Unavailable                   ; 6657                                                   ;
;                                               ;                                                        ;
; Total combinational functions                 ; 19598                                                  ;
; Combinational ALUT usage by number of inputs  ;                                                        ;
;     -- 7 input functions                      ; 52                                                     ;
;     -- 6 input functions                      ; 6875                                                   ;
;     -- 5 input functions                      ; 4108                                                   ;
;     -- 4 input functions                      ; 3554                                                   ;
;     -- <=3 input functions                    ; 5009                                                   ;
;                                               ;                                                        ;
; Combinational ALUTs by mode                   ;                                                        ;
;     -- normal mode                            ; 19495                                                  ;
;     -- extended LUT mode                      ; 52                                                     ;
;     -- arithmetic mode                        ; 51                                                     ;
;     -- shared arithmetic mode                 ; 0                                                      ;
;                                               ;                                                        ;
; Estimated ALUT/register pairs used            ; 36038                                                  ;
;                                               ;                                                        ;
; Total registers                               ; 15882                                                  ;
;     -- Dedicated logic registers              ; 15817                                                  ;
;     -- I/O registers                          ; 65                                                     ;
;                                               ;                                                        ;
; Estimated ALMs:  partially or completely used ; 18,019 / 36,384 ( 49 % )                               ;
;                                               ;                                                        ;
; I/O pins                                      ; 402                                                    ;
; Total block memory bits                       ; 915328                                                 ;
; Total PLLs                                    ; 3                                                      ;
; SERDES transmitters                           ; 0 / 118 ( 0 % )                                        ;
; SERDES receivers                              ; 0 / 118 ( 0 % )                                        ;
; Maximum fan-out node                          ; altpll00:inst233|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                               ; 10166                                                  ;
; Total fan-out                                 ; 132965                                                 ;
; Average fan-out                               ; 3.46                                                   ;
+-----------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; lv1a_pipeline:inst116|nclus_mem:_nclusmem|altsyncram:altsyncram_component|altsyncram_adr1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 1024         ; 4            ; 1024         ; 4            ; 4096   ; None ;
; lv1a_pipeline:inst116|raw_mem_pipe:_etmem|altsyncram:altsyncram_component|altsyncram_ggr1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; lv1a_pipeline:inst116|raw_mem_pipe:_trigmem|altsyncram:altsyncram_component|altsyncram_ggr1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; lv1a_pipeline:inst116|time_mem:_timemem|altsyncram:altsyncram_component|altsyncram_cgr1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; lv1a_pipeline:inst116|time_mem:_vetomem|altsyncram:altsyncram_component|altsyncram_cgr1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kls3:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456   ; None ;
; time_controller:inst36|et_raw_mem:_etmem|altsyncram:altsyncram_component|altsyncram_8eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 17           ; 512          ; 17           ; 8704   ; None ;
; time_controller:inst36|raw_mem:_veto0mem|altsyncram:altsyncram_component|altsyncram_6eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; time_controller:inst36|raw_mem:_veto1mem|altsyncram:altsyncram_component|altsyncram_6eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Mar 23 21:05:55 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --merge=on
Warning: Tcl Script File clustering_db/lpm_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/lpm_counter20.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip
Warning: Tcl Script File lpm_counter20.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_counter20.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/sim_mem_switch1.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/live_dff.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip
Warning: Tcl Script File adc_trg_dff.qip not found
    Info: set_global_assignment -name QIP_FILE adc_trg_dff.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/adc_trg_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip
Warning: Tcl Script File adc_trg_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE adc_trg_dff0.qip
Warning: Tcl Script File et_rx_tlk_err_mem.qip not found
    Info: set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip
Warning: Tcl Script File et_rx_err_mem_switch0.qip not found
    Info: set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip
Info: Using previously generated Fitter netlist for partition "Top"
Info: Using synthesis netlist for partition "sld_hub:auto_hub"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Resolved and merged 3 partition(s)
Info: Optimize away 5 nodes that do not fanout to OUTPUT or BIDIR pins
    Info: Node: "sld_signaltap:auto_signaltap_0"
Warning: PLL "altpll00:inst233|altpll:altpll_component|pll" output port clk[1] feeds output pin "samplingclock" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "am[2]"
    Warning (15610): No output dependent on input pin "inputbus[15]"
    Warning (15610): No output dependent on input pin "inputbus[14]"
    Warning (15610): No output dependent on input pin "inputbus[11]"
    Warning (15610): No output dependent on input pin "inputbus[7]"
    Warning (15610): No output dependent on input pin "inputbus[6]"
    Warning (15610): No output dependent on input pin "inputbus[15](n)"
    Warning (15610): No output dependent on input pin "inputbus[14](n)"
    Warning (15610): No output dependent on input pin "inputbus[11](n)"
    Warning (15610): No output dependent on input pin "inputbus[7](n)"
    Warning (15610): No output dependent on input pin "inputbus[6](n)"
    Warning (15610): No output dependent on input pin "Debug_LVDS_IN_0(n)"
    Warning (15610): No output dependent on input pin "Debug_LVDS_IN_1(n)"
    Warning (15610): No output dependent on input pin "inputbus[4](n)"
    Warning (15610): No output dependent on input pin "inputbus[5](n)"
    Warning (15610): No output dependent on input pin "master_clock0(n)"
    Warning (15610): No output dependent on input pin "LocalClock(n)"
    Warning (15610): No output dependent on input pin "master_clock2(n)"
    Warning (15610): No output dependent on input pin "DigIn_AUX(n)"
    Warning (15610): No output dependent on input pin "inputbus[3](n)"
    Warning (15610): No output dependent on input pin "inputbus[1](n)"
    Warning (15610): No output dependent on input pin "inputbus[2](n)"
    Warning (15610): No output dependent on input pin "inputbus[0](n)"
    Warning (15610): No output dependent on input pin "DigIn[1](n)"
    Warning (15610): No output dependent on input pin "inputbus[12](n)"
    Warning (15610): No output dependent on input pin "inputbus[13](n)"
    Warning (15610): No output dependent on input pin "inputbus[9](n)"
    Warning (15610): No output dependent on input pin "inputbus[8](n)"
    Warning (15610): No output dependent on input pin "inputbus[10](n)"
    Warning (15610): No output dependent on input pin "DigIn[0](n)"
Info: Implemented 30329 device resources after synthesis - the final resource count might be different
    Info: Implemented 186 input pins
    Info: Implemented 159 output pins
    Info: Implemented 80 bidirectional pins
    Info: Implemented 29623 logic cells
    Info: Implemented 254 RAM segments
    Info: Implemented 3 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4629 megabytes
    Info: Processing ended: Wed Mar 23 21:06:02 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


