
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                       Premise(F2)
	S3= GPR[rT]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                      IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlGPR=0                                              Premise(F34)
	S51= GPR[rT]=a                                              GPR-Hold(S3,S50)
	S52= CtrlB_EX=0                                             Premise(F35)
	S53= CtrlIR_EX=0                                            Premise(F36)
	S54= CtrlALUOut_MEM=0                                       Premise(F37)
	S55= CtrlIR_MEM=0                                           Premise(F38)
	S56= CtrlIR_DMMU1=0                                         Premise(F39)
	S57= CtrlIR_WB=0                                            Premise(F40)
	S58= CtrlB_MEM=0                                            Premise(F41)
	S59= CtrlB_WB=0                                             Premise(F42)
	S60= CtrlALUOut_DMMU1=0                                     Premise(F43)
	S61= CtrlALUOut_WB=0                                        Premise(F44)
	S62= CtrlIR_DMMU2=0                                         Premise(F45)
	S63= CtrlALUOut_DMMU2=0                                     Premise(F46)

IF(IMMU)	S64= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S65= PC.Out=addr                                            PC-Out(S40)
	S66= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S67= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S68= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S69= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F47)
	S70= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F48)
	S71= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F49)
	S72= IAddrReg.Out=>IMem.RAddr                               Premise(F50)
	S73= IMem.RAddr={pid,addr}                                  Path(S66,S72)
	S74= IMem.Out={0,0,rT,rD,sa,3}                              IMem-Read(S73,S48)
	S75= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S73,S48)
	S76= IMem.Out=>IRMux.MemData                                Premise(F51)
	S77= IRMux.MemData={0,0,rT,rD,sa,3}                         Path(S74,S76)
	S78= IRMux.Out={0,0,rT,rD,sa,3}                             IRMux-Select2(S77)
	S79= ICacheReg.Out=>IRMux.CacheData                         Premise(F52)
	S80= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F53)
	S81= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F54)
	S82= IRMux.Out=>IR_ID.In                                    Premise(F55)
	S83= IR_ID.In={0,0,rT,rD,sa,3}                              Path(S78,S82)
	S84= IMem.MEM8WordOut=>ICache.WData                         Premise(F56)
	S85= ICache.WData=IMemGet8Word({pid,addr})                  Path(S75,S84)
	S86= PC.Out=>ICache.IEA                                     Premise(F57)
	S87= ICache.IEA=addr                                        Path(S65,S86)
	S88= ICache.Hit=ICacheHit(addr)                             ICache-Search(S87)
	S89= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F58)
	S90= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F59)
	S91= CtrlASIDIn=0                                           Premise(F60)
	S92= CtrlCP0=0                                              Premise(F61)
	S93= CP0[ASID]=pid                                          CP0-Hold(S34,S92)
	S94= CtrlEPCIn=0                                            Premise(F62)
	S95= CtrlExCodeIn=0                                         Premise(F63)
	S96= CtrlIMMU=0                                             Premise(F64)
	S97= CtrlPC=0                                               Premise(F65)
	S98= CtrlPCInc=1                                            Premise(F66)
	S99= PC[Out]=addr+4                                         PC-Inc(S40,S97,S98)
	S100= PC[CIA]=addr                                          PC-Inc(S40,S97,S98)
	S101= CtrlIAddrReg=0                                        Premise(F67)
	S102= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S42,S101)
	S103= CtrlICache=1                                          Premise(F68)
	S104= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S87,S85,S103)
	S105= CtrlIR_IMMU=0                                         Premise(F69)
	S106= CtrlICacheReg=0                                       Premise(F70)
	S107= CtrlIR_ID=1                                           Premise(F71)
	S108= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Write(S83,S107)
	S109= CtrlIMem=0                                            Premise(F72)
	S110= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S48,S109)
	S111= CtrlIRMux=0                                           Premise(F73)
	S112= CtrlGPR=0                                             Premise(F74)
	S113= GPR[rT]=a                                             GPR-Hold(S51,S112)
	S114= CtrlB_EX=0                                            Premise(F75)
	S115= CtrlIR_EX=0                                           Premise(F76)
	S116= CtrlALUOut_MEM=0                                      Premise(F77)
	S117= CtrlIR_MEM=0                                          Premise(F78)
	S118= CtrlIR_DMMU1=0                                        Premise(F79)
	S119= CtrlIR_WB=0                                           Premise(F80)
	S120= CtrlB_MEM=0                                           Premise(F81)
	S121= CtrlB_WB=0                                            Premise(F82)
	S122= CtrlALUOut_DMMU1=0                                    Premise(F83)
	S123= CtrlALUOut_WB=0                                       Premise(F84)
	S124= CtrlIR_DMMU2=0                                        Premise(F85)
	S125= CtrlALUOut_DMMU2=0                                    Premise(F86)

ID	S126= CP0.ASID=pid                                          CP0-Read-ASID(S93)
	S127= PC.Out=addr+4                                         PC-Out(S99)
	S128= PC.CIA=addr                                           PC-Out(S100)
	S129= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S130= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S102)
	S131= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S102)
	S132= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S102)
	S133= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S108)
	S134= IR_ID.Out31_26=0                                      IR-Out(S108)
	S135= IR_ID.Out25_21=0                                      IR-Out(S108)
	S136= IR_ID.Out20_16=rT                                     IR-Out(S108)
	S137= IR_ID.Out15_11=rD                                     IR-Out(S108)
	S138= IR_ID.Out10_6=sa                                      IR-Out(S108)
	S139= IR_ID.Out5_0=3                                        IR-Out(S108)
	S140= IR_ID.Out=>FU.IR_ID                                   Premise(F87)
	S141= FU.IR_ID={0,0,rT,rD,sa,3}                             Path(S133,S140)
	S142= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F88)
	S143= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F89)
	S144= IR_ID.Out31_26=>CU_ID.Op                              Premise(F90)
	S145= CU_ID.Op=0                                            Path(S134,S144)
	S146= IR_ID.Out20_16=>GPR.RReg2                             Premise(F91)
	S147= GPR.RReg2=rT                                          Path(S136,S146)
	S148= GPR.Rdata2=a                                          GPR-Read(S147,S113)
	S149= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F92)
	S150= CU_ID.IRFunc=3                                        Path(S139,S149)
	S151= GPR.Rdata2=>FU.InID2                                  Premise(F93)
	S152= FU.InID2=a                                            Path(S148,S151)
	S153= FU.OutID2=FU(a)                                       FU-Forward(S152)
	S154= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F94)
	S155= FU.InID2_RReg=rT                                      Path(S136,S154)
	S156= FU.OutID2=>B_EX.In                                    Premise(F95)
	S157= B_EX.In=FU(a)                                         Path(S153,S156)
	S158= IR_ID.Out=>IR_EX.In                                   Premise(F96)
	S159= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S133,S158)
	S160= FU.Halt_ID=>CU_ID.Halt                                Premise(F97)
	S161= FU.Bub_ID=>CU_ID.Bub                                  Premise(F98)
	S162= FU.InID1_RReg=5'b00000                                Premise(F99)
	S163= CtrlASIDIn=0                                          Premise(F100)
	S164= CtrlCP0=0                                             Premise(F101)
	S165= CP0[ASID]=pid                                         CP0-Hold(S93,S164)
	S166= CtrlEPCIn=0                                           Premise(F102)
	S167= CtrlExCodeIn=0                                        Premise(F103)
	S168= CtrlIMMU=0                                            Premise(F104)
	S169= CtrlPC=0                                              Premise(F105)
	S170= CtrlPCInc=0                                           Premise(F106)
	S171= PC[CIA]=addr                                          PC-Hold(S100,S170)
	S172= PC[Out]=addr+4                                        PC-Hold(S99,S169,S170)
	S173= CtrlIAddrReg=0                                        Premise(F107)
	S174= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S102,S173)
	S175= CtrlICache=0                                          Premise(F108)
	S176= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S104,S175)
	S177= CtrlIR_IMMU=0                                         Premise(F109)
	S178= CtrlICacheReg=0                                       Premise(F110)
	S179= CtrlIR_ID=0                                           Premise(F111)
	S180= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S108,S179)
	S181= CtrlIMem=0                                            Premise(F112)
	S182= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S110,S181)
	S183= CtrlIRMux=0                                           Premise(F113)
	S184= CtrlGPR=0                                             Premise(F114)
	S185= GPR[rT]=a                                             GPR-Hold(S113,S184)
	S186= CtrlB_EX=1                                            Premise(F115)
	S187= [B_EX]=FU(a)                                          B_EX-Write(S157,S186)
	S188= CtrlIR_EX=1                                           Premise(F116)
	S189= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Write(S159,S188)
	S190= CtrlALUOut_MEM=0                                      Premise(F117)
	S191= CtrlIR_MEM=0                                          Premise(F118)
	S192= CtrlIR_DMMU1=0                                        Premise(F119)
	S193= CtrlIR_WB=0                                           Premise(F120)
	S194= CtrlB_MEM=0                                           Premise(F121)
	S195= CtrlB_WB=0                                            Premise(F122)
	S196= CtrlALUOut_DMMU1=0                                    Premise(F123)
	S197= CtrlALUOut_WB=0                                       Premise(F124)
	S198= CtrlIR_DMMU2=0                                        Premise(F125)
	S199= CtrlALUOut_DMMU2=0                                    Premise(F126)

EX	S200= CP0.ASID=pid                                          CP0-Read-ASID(S165)
	S201= PC.CIA=addr                                           PC-Out(S171)
	S202= PC.CIA31_28=addr[31:28]                               PC-Out(S171)
	S203= PC.Out=addr+4                                         PC-Out(S172)
	S204= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S174)
	S205= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S174)
	S206= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S174)
	S207= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S180)
	S208= IR_ID.Out31_26=0                                      IR-Out(S180)
	S209= IR_ID.Out25_21=0                                      IR-Out(S180)
	S210= IR_ID.Out20_16=rT                                     IR-Out(S180)
	S211= IR_ID.Out15_11=rD                                     IR-Out(S180)
	S212= IR_ID.Out10_6=sa                                      IR-Out(S180)
	S213= IR_ID.Out5_0=3                                        IR-Out(S180)
	S214= B_EX.Out=FU(a)                                        B_EX-Out(S187)
	S215= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S187)
	S216= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S187)
	S217= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S189)
	S218= IR_EX.Out31_26=0                                      IR_EX-Out(S189)
	S219= IR_EX.Out25_21=0                                      IR_EX-Out(S189)
	S220= IR_EX.Out20_16=rT                                     IR_EX-Out(S189)
	S221= IR_EX.Out15_11=rD                                     IR_EX-Out(S189)
	S222= IR_EX.Out10_6=sa                                      IR_EX-Out(S189)
	S223= IR_EX.Out5_0=3                                        IR_EX-Out(S189)
	S224= IR_EX.Out=>FU.IR_EX                                   Premise(F127)
	S225= FU.IR_EX={0,0,rT,rD,sa,3}                             Path(S217,S224)
	S226= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F128)
	S227= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F129)
	S228= IR_EX.Out31_26=>CU_EX.Op                              Premise(F130)
	S229= CU_EX.Op=0                                            Path(S218,S228)
	S230= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F131)
	S231= CU_EX.IRFunc=3                                        Path(S223,S230)
	S232= IR_EX.Out10_6=>SU.Shamt                               Premise(F132)
	S233= SU.Shamt=sa                                           Path(S222,S232)
	S234= B_EX.Out=>SU.Data                                     Premise(F133)
	S235= SU.Data=FU(a)                                         Path(S214,S234)
	S236= SU.Func=6'b000110                                     Premise(F134)
	S237= SU.Out=FU(a)>>sa                                      SU(S235,S233)
	S238= SU.CMP=Compare0(FU(a)>>sa)                            SU(S235,S233)
	S239= SU.CA=Carry(FU(a)>>sa)                                SU(S235,S233)
	S240= SU.Out=>ALUOut_MEM.In                                 Premise(F135)
	S241= ALUOut_MEM.In=FU(a)>>sa                               Path(S237,S240)
	S242= SU.Out=>FU.InEX                                       Premise(F136)
	S243= FU.InEX=FU(a)>>sa                                     Path(S237,S242)
	S244= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F137)
	S245= FU.InEX_WReg=rD                                       Path(S221,S244)
	S246= IR_EX.Out=>IR_MEM.In                                  Premise(F138)
	S247= IR_MEM.In={0,0,rT,rD,sa,3}                            Path(S217,S246)
	S248= CtrlASIDIn=0                                          Premise(F139)
	S249= CtrlCP0=0                                             Premise(F140)
	S250= CP0[ASID]=pid                                         CP0-Hold(S165,S249)
	S251= CtrlEPCIn=0                                           Premise(F141)
	S252= CtrlExCodeIn=0                                        Premise(F142)
	S253= CtrlIMMU=0                                            Premise(F143)
	S254= CtrlPC=0                                              Premise(F144)
	S255= CtrlPCInc=0                                           Premise(F145)
	S256= PC[CIA]=addr                                          PC-Hold(S171,S255)
	S257= PC[Out]=addr+4                                        PC-Hold(S172,S254,S255)
	S258= CtrlIAddrReg=0                                        Premise(F146)
	S259= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S174,S258)
	S260= CtrlICache=0                                          Premise(F147)
	S261= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S176,S260)
	S262= CtrlIR_IMMU=0                                         Premise(F148)
	S263= CtrlICacheReg=0                                       Premise(F149)
	S264= CtrlIR_ID=0                                           Premise(F150)
	S265= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S180,S264)
	S266= CtrlIMem=0                                            Premise(F151)
	S267= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S182,S266)
	S268= CtrlIRMux=0                                           Premise(F152)
	S269= CtrlGPR=0                                             Premise(F153)
	S270= GPR[rT]=a                                             GPR-Hold(S185,S269)
	S271= CtrlB_EX=0                                            Premise(F154)
	S272= [B_EX]=FU(a)                                          B_EX-Hold(S187,S271)
	S273= CtrlIR_EX=0                                           Premise(F155)
	S274= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S189,S273)
	S275= CtrlALUOut_MEM=1                                      Premise(F156)
	S276= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Write(S241,S275)
	S277= CtrlIR_MEM=1                                          Premise(F157)
	S278= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Write(S247,S277)
	S279= CtrlIR_DMMU1=0                                        Premise(F158)
	S280= CtrlIR_WB=0                                           Premise(F159)
	S281= CtrlB_MEM=0                                           Premise(F160)
	S282= CtrlB_WB=0                                            Premise(F161)
	S283= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S284= CtrlALUOut_WB=0                                       Premise(F163)
	S285= CtrlIR_DMMU2=0                                        Premise(F164)
	S286= CtrlALUOut_DMMU2=0                                    Premise(F165)

MEM	S287= CP0.ASID=pid                                          CP0-Read-ASID(S250)
	S288= PC.CIA=addr                                           PC-Out(S256)
	S289= PC.CIA31_28=addr[31:28]                               PC-Out(S256)
	S290= PC.Out=addr+4                                         PC-Out(S257)
	S291= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S259)
	S292= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S259)
	S293= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S259)
	S294= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S265)
	S295= IR_ID.Out31_26=0                                      IR-Out(S265)
	S296= IR_ID.Out25_21=0                                      IR-Out(S265)
	S297= IR_ID.Out20_16=rT                                     IR-Out(S265)
	S298= IR_ID.Out15_11=rD                                     IR-Out(S265)
	S299= IR_ID.Out10_6=sa                                      IR-Out(S265)
	S300= IR_ID.Out5_0=3                                        IR-Out(S265)
	S301= B_EX.Out=FU(a)                                        B_EX-Out(S272)
	S302= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S272)
	S303= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S272)
	S304= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S274)
	S305= IR_EX.Out31_26=0                                      IR_EX-Out(S274)
	S306= IR_EX.Out25_21=0                                      IR_EX-Out(S274)
	S307= IR_EX.Out20_16=rT                                     IR_EX-Out(S274)
	S308= IR_EX.Out15_11=rD                                     IR_EX-Out(S274)
	S309= IR_EX.Out10_6=sa                                      IR_EX-Out(S274)
	S310= IR_EX.Out5_0=3                                        IR_EX-Out(S274)
	S311= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S276)
	S312= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S276)
	S313= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S276)
	S314= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S278)
	S315= IR_MEM.Out31_26=0                                     IR_MEM-Out(S278)
	S316= IR_MEM.Out25_21=0                                     IR_MEM-Out(S278)
	S317= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S278)
	S318= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S278)
	S319= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S278)
	S320= IR_MEM.Out5_0=3                                       IR_MEM-Out(S278)
	S321= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S322= FU.IR_MEM={0,0,rT,rD,sa,3}                            Path(S314,S321)
	S323= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F167)
	S324= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F168)
	S325= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S326= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F170)
	S327= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F171)
	S328= CU_MEM.Op=0                                           Path(S315,S327)
	S329= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F172)
	S330= CU_MEM.IRFunc=3                                       Path(S320,S329)
	S331= IR_MEM.Out=>IR_DMMU1.In                               Premise(F173)
	S332= IR_DMMU1.In={0,0,rT,rD,sa,3}                          Path(S314,S331)
	S333= IR_MEM.Out=>IR_WB.In                                  Premise(F174)
	S334= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S314,S333)
	S335= B_MEM.Out=>B_WB.In                                    Premise(F175)
	S336= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F176)
	S337= ALUOut_DMMU1.In=FU(a)>>sa                             Path(S311,S336)
	S338= ALUOut_MEM.Out=>FU.InMEM                              Premise(F177)
	S339= FU.InMEM=FU(a)>>sa                                    Path(S311,S338)
	S340= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F178)
	S341= FU.InMEM_WReg=rD                                      Path(S318,S340)
	S342= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F179)
	S343= ALUOut_WB.In=FU(a)>>sa                                Path(S311,S342)
	S344= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S345= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F181)
	S346= CtrlASIDIn=0                                          Premise(F182)
	S347= CtrlCP0=0                                             Premise(F183)
	S348= CP0[ASID]=pid                                         CP0-Hold(S250,S347)
	S349= CtrlEPCIn=0                                           Premise(F184)
	S350= CtrlExCodeIn=0                                        Premise(F185)
	S351= CtrlIMMU=0                                            Premise(F186)
	S352= CtrlPC=0                                              Premise(F187)
	S353= CtrlPCInc=0                                           Premise(F188)
	S354= PC[CIA]=addr                                          PC-Hold(S256,S353)
	S355= PC[Out]=addr+4                                        PC-Hold(S257,S352,S353)
	S356= CtrlIAddrReg=0                                        Premise(F189)
	S357= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S259,S356)
	S358= CtrlICache=0                                          Premise(F190)
	S359= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S261,S358)
	S360= CtrlIR_IMMU=0                                         Premise(F191)
	S361= CtrlICacheReg=0                                       Premise(F192)
	S362= CtrlIR_ID=0                                           Premise(F193)
	S363= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S265,S362)
	S364= CtrlIMem=0                                            Premise(F194)
	S365= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S267,S364)
	S366= CtrlIRMux=0                                           Premise(F195)
	S367= CtrlGPR=0                                             Premise(F196)
	S368= GPR[rT]=a                                             GPR-Hold(S270,S367)
	S369= CtrlB_EX=0                                            Premise(F197)
	S370= [B_EX]=FU(a)                                          B_EX-Hold(S272,S369)
	S371= CtrlIR_EX=0                                           Premise(F198)
	S372= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S274,S371)
	S373= CtrlALUOut_MEM=0                                      Premise(F199)
	S374= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S276,S373)
	S375= CtrlIR_MEM=0                                          Premise(F200)
	S376= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S278,S375)
	S377= CtrlIR_DMMU1=1                                        Premise(F201)
	S378= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Write(S332,S377)
	S379= CtrlIR_WB=1                                           Premise(F202)
	S380= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Write(S334,S379)
	S381= CtrlB_MEM=0                                           Premise(F203)
	S382= CtrlB_WB=1                                            Premise(F204)
	S383= CtrlALUOut_DMMU1=1                                    Premise(F205)
	S384= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Write(S337,S383)
	S385= CtrlALUOut_WB=1                                       Premise(F206)
	S386= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Write(S343,S385)
	S387= CtrlIR_DMMU2=0                                        Premise(F207)
	S388= CtrlALUOut_DMMU2=0                                    Premise(F208)

MEM(DMMU1)	S389= CP0.ASID=pid                                          CP0-Read-ASID(S348)
	S390= PC.CIA=addr                                           PC-Out(S354)
	S391= PC.CIA31_28=addr[31:28]                               PC-Out(S354)
	S392= PC.Out=addr+4                                         PC-Out(S355)
	S393= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S357)
	S394= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S357)
	S395= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S357)
	S396= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S363)
	S397= IR_ID.Out31_26=0                                      IR-Out(S363)
	S398= IR_ID.Out25_21=0                                      IR-Out(S363)
	S399= IR_ID.Out20_16=rT                                     IR-Out(S363)
	S400= IR_ID.Out15_11=rD                                     IR-Out(S363)
	S401= IR_ID.Out10_6=sa                                      IR-Out(S363)
	S402= IR_ID.Out5_0=3                                        IR-Out(S363)
	S403= B_EX.Out=FU(a)                                        B_EX-Out(S370)
	S404= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S370)
	S405= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S370)
	S406= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S372)
	S407= IR_EX.Out31_26=0                                      IR_EX-Out(S372)
	S408= IR_EX.Out25_21=0                                      IR_EX-Out(S372)
	S409= IR_EX.Out20_16=rT                                     IR_EX-Out(S372)
	S410= IR_EX.Out15_11=rD                                     IR_EX-Out(S372)
	S411= IR_EX.Out10_6=sa                                      IR_EX-Out(S372)
	S412= IR_EX.Out5_0=3                                        IR_EX-Out(S372)
	S413= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S374)
	S414= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S374)
	S415= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S374)
	S416= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S376)
	S417= IR_MEM.Out31_26=0                                     IR_MEM-Out(S376)
	S418= IR_MEM.Out25_21=0                                     IR_MEM-Out(S376)
	S419= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S376)
	S420= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S376)
	S421= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S376)
	S422= IR_MEM.Out5_0=3                                       IR_MEM-Out(S376)
	S423= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S378)
	S424= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S378)
	S425= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S378)
	S426= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S378)
	S427= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S378)
	S428= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S378)
	S429= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S378)
	S430= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S380)
	S431= IR_WB.Out31_26=0                                      IR-Out(S380)
	S432= IR_WB.Out25_21=0                                      IR-Out(S380)
	S433= IR_WB.Out20_16=rT                                     IR-Out(S380)
	S434= IR_WB.Out15_11=rD                                     IR-Out(S380)
	S435= IR_WB.Out10_6=sa                                      IR-Out(S380)
	S436= IR_WB.Out5_0=3                                        IR-Out(S380)
	S437= ALUOut_DMMU1.Out=FU(a)>>sa                            ALUOut_DMMU1-Out(S384)
	S438= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU1-Out(S384)
	S439= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU1-Out(S384)
	S440= ALUOut_WB.Out=FU(a)>>sa                               ALUOut_WB-Out(S386)
	S441= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                     ALUOut_WB-Out(S386)
	S442= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                     ALUOut_WB-Out(S386)
	S443= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F209)
	S444= FU.IR_DMMU1={0,0,rT,rD,sa,3}                          Path(S423,S443)
	S445= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F210)
	S446= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F211)
	S447= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F212)
	S448= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F213)
	S449= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F214)
	S450= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F215)
	S451= CU_DMMU1.Op=0                                         Path(S424,S450)
	S452= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F216)
	S453= CU_DMMU1.IRFunc=3                                     Path(S429,S452)
	S454= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F217)
	S455= IR_DMMU2.In={0,0,rT,rD,sa,3}                          Path(S423,S454)
	S456= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F218)
	S457= ALUOut_DMMU2.In=FU(a)>>sa                             Path(S437,S456)
	S458= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F219)
	S459= FU.InDMMU1=FU(a)>>sa                                  Path(S437,S458)
	S460= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F220)
	S461= FU.InDMMU1_WReg=rD                                    Path(S427,S460)
	S462= CtrlASIDIn=0                                          Premise(F221)
	S463= CtrlCP0=0                                             Premise(F222)
	S464= CP0[ASID]=pid                                         CP0-Hold(S348,S463)
	S465= CtrlEPCIn=0                                           Premise(F223)
	S466= CtrlExCodeIn=0                                        Premise(F224)
	S467= CtrlIMMU=0                                            Premise(F225)
	S468= CtrlPC=0                                              Premise(F226)
	S469= CtrlPCInc=0                                           Premise(F227)
	S470= PC[CIA]=addr                                          PC-Hold(S354,S469)
	S471= PC[Out]=addr+4                                        PC-Hold(S355,S468,S469)
	S472= CtrlIAddrReg=0                                        Premise(F228)
	S473= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S357,S472)
	S474= CtrlICache=0                                          Premise(F229)
	S475= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S359,S474)
	S476= CtrlIR_IMMU=0                                         Premise(F230)
	S477= CtrlICacheReg=0                                       Premise(F231)
	S478= CtrlIR_ID=0                                           Premise(F232)
	S479= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S363,S478)
	S480= CtrlIMem=0                                            Premise(F233)
	S481= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S365,S480)
	S482= CtrlIRMux=0                                           Premise(F234)
	S483= CtrlGPR=0                                             Premise(F235)
	S484= GPR[rT]=a                                             GPR-Hold(S368,S483)
	S485= CtrlB_EX=0                                            Premise(F236)
	S486= [B_EX]=FU(a)                                          B_EX-Hold(S370,S485)
	S487= CtrlIR_EX=0                                           Premise(F237)
	S488= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S372,S487)
	S489= CtrlALUOut_MEM=0                                      Premise(F238)
	S490= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S374,S489)
	S491= CtrlIR_MEM=0                                          Premise(F239)
	S492= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S376,S491)
	S493= CtrlIR_DMMU1=0                                        Premise(F240)
	S494= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S378,S493)
	S495= CtrlIR_WB=0                                           Premise(F241)
	S496= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S380,S495)
	S497= CtrlB_MEM=0                                           Premise(F242)
	S498= CtrlB_WB=0                                            Premise(F243)
	S499= CtrlALUOut_DMMU1=0                                    Premise(F244)
	S500= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Hold(S384,S499)
	S501= CtrlALUOut_WB=0                                       Premise(F245)
	S502= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Hold(S386,S501)
	S503= CtrlIR_DMMU2=1                                        Premise(F246)
	S504= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Write(S455,S503)
	S505= CtrlALUOut_DMMU2=1                                    Premise(F247)
	S506= [ALUOut_DMMU2]=FU(a)>>sa                              ALUOut_DMMU2-Write(S457,S505)

MEM(DMMU2)	S507= CP0.ASID=pid                                          CP0-Read-ASID(S464)
	S508= PC.CIA=addr                                           PC-Out(S470)
	S509= PC.CIA31_28=addr[31:28]                               PC-Out(S470)
	S510= PC.Out=addr+4                                         PC-Out(S471)
	S511= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S473)
	S512= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S473)
	S513= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S473)
	S514= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S479)
	S515= IR_ID.Out31_26=0                                      IR-Out(S479)
	S516= IR_ID.Out25_21=0                                      IR-Out(S479)
	S517= IR_ID.Out20_16=rT                                     IR-Out(S479)
	S518= IR_ID.Out15_11=rD                                     IR-Out(S479)
	S519= IR_ID.Out10_6=sa                                      IR-Out(S479)
	S520= IR_ID.Out5_0=3                                        IR-Out(S479)
	S521= B_EX.Out=FU(a)                                        B_EX-Out(S486)
	S522= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S486)
	S523= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S486)
	S524= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S488)
	S525= IR_EX.Out31_26=0                                      IR_EX-Out(S488)
	S526= IR_EX.Out25_21=0                                      IR_EX-Out(S488)
	S527= IR_EX.Out20_16=rT                                     IR_EX-Out(S488)
	S528= IR_EX.Out15_11=rD                                     IR_EX-Out(S488)
	S529= IR_EX.Out10_6=sa                                      IR_EX-Out(S488)
	S530= IR_EX.Out5_0=3                                        IR_EX-Out(S488)
	S531= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S490)
	S532= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S490)
	S533= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S490)
	S534= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S492)
	S535= IR_MEM.Out31_26=0                                     IR_MEM-Out(S492)
	S536= IR_MEM.Out25_21=0                                     IR_MEM-Out(S492)
	S537= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S492)
	S538= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S492)
	S539= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S492)
	S540= IR_MEM.Out5_0=3                                       IR_MEM-Out(S492)
	S541= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S494)
	S542= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S494)
	S543= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S494)
	S544= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S494)
	S545= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S494)
	S546= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S494)
	S547= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S494)
	S548= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S496)
	S549= IR_WB.Out31_26=0                                      IR-Out(S496)
	S550= IR_WB.Out25_21=0                                      IR-Out(S496)
	S551= IR_WB.Out20_16=rT                                     IR-Out(S496)
	S552= IR_WB.Out15_11=rD                                     IR-Out(S496)
	S553= IR_WB.Out10_6=sa                                      IR-Out(S496)
	S554= IR_WB.Out5_0=3                                        IR-Out(S496)
	S555= ALUOut_DMMU1.Out=FU(a)>>sa                            ALUOut_DMMU1-Out(S500)
	S556= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU1-Out(S500)
	S557= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU1-Out(S500)
	S558= ALUOut_WB.Out=FU(a)>>sa                               ALUOut_WB-Out(S502)
	S559= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                     ALUOut_WB-Out(S502)
	S560= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                     ALUOut_WB-Out(S502)
	S561= IR_DMMU2.Out={0,0,rT,rD,sa,3}                         IR_DMMU2-Out(S504)
	S562= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S504)
	S563= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S504)
	S564= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S504)
	S565= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S504)
	S566= IR_DMMU2.Out10_6=sa                                   IR_DMMU2-Out(S504)
	S567= IR_DMMU2.Out5_0=3                                     IR_DMMU2-Out(S504)
	S568= ALUOut_DMMU2.Out=FU(a)>>sa                            ALUOut_DMMU2-Out(S506)
	S569= ALUOut_DMMU2.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU2-Out(S506)
	S570= ALUOut_DMMU2.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU2-Out(S506)
	S571= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F248)
	S572= FU.IR_DMMU2={0,0,rT,rD,sa,3}                          Path(S561,S571)
	S573= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F249)
	S574= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F250)
	S575= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F251)
	S576= CU_DMMU2.Op=0                                         Path(S562,S575)
	S577= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F252)
	S578= CU_DMMU2.IRFunc=3                                     Path(S567,S577)
	S579= IR_DMMU2.Out=>IR_WB.In                                Premise(F253)
	S580= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S561,S579)
	S581= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F254)
	S582= ALUOut_WB.In=FU(a)>>sa                                Path(S568,S581)
	S583= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F255)
	S584= FU.InDMMU2=FU(a)>>sa                                  Path(S568,S583)
	S585= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F256)
	S586= FU.InDMMU2_WReg=rD                                    Path(S565,S585)
	S587= CtrlASIDIn=0                                          Premise(F257)
	S588= CtrlCP0=0                                             Premise(F258)
	S589= CP0[ASID]=pid                                         CP0-Hold(S464,S588)
	S590= CtrlEPCIn=0                                           Premise(F259)
	S591= CtrlExCodeIn=0                                        Premise(F260)
	S592= CtrlIMMU=0                                            Premise(F261)
	S593= CtrlPC=0                                              Premise(F262)
	S594= CtrlPCInc=0                                           Premise(F263)
	S595= PC[CIA]=addr                                          PC-Hold(S470,S594)
	S596= PC[Out]=addr+4                                        PC-Hold(S471,S593,S594)
	S597= CtrlIAddrReg=0                                        Premise(F264)
	S598= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S473,S597)
	S599= CtrlICache=0                                          Premise(F265)
	S600= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S475,S599)
	S601= CtrlIR_IMMU=0                                         Premise(F266)
	S602= CtrlICacheReg=0                                       Premise(F267)
	S603= CtrlIR_ID=0                                           Premise(F268)
	S604= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S479,S603)
	S605= CtrlIMem=0                                            Premise(F269)
	S606= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S481,S605)
	S607= CtrlIRMux=0                                           Premise(F270)
	S608= CtrlGPR=0                                             Premise(F271)
	S609= GPR[rT]=a                                             GPR-Hold(S484,S608)
	S610= CtrlB_EX=0                                            Premise(F272)
	S611= [B_EX]=FU(a)                                          B_EX-Hold(S486,S610)
	S612= CtrlIR_EX=0                                           Premise(F273)
	S613= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S488,S612)
	S614= CtrlALUOut_MEM=0                                      Premise(F274)
	S615= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S490,S614)
	S616= CtrlIR_MEM=0                                          Premise(F275)
	S617= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S492,S616)
	S618= CtrlIR_DMMU1=0                                        Premise(F276)
	S619= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S494,S618)
	S620= CtrlIR_WB=1                                           Premise(F277)
	S621= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Write(S580,S620)
	S622= CtrlB_MEM=0                                           Premise(F278)
	S623= CtrlB_WB=0                                            Premise(F279)
	S624= CtrlALUOut_DMMU1=0                                    Premise(F280)
	S625= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Hold(S500,S624)
	S626= CtrlALUOut_WB=1                                       Premise(F281)
	S627= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Write(S582,S626)
	S628= CtrlIR_DMMU2=0                                        Premise(F282)
	S629= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S504,S628)
	S630= CtrlALUOut_DMMU2=0                                    Premise(F283)
	S631= [ALUOut_DMMU2]=FU(a)>>sa                              ALUOut_DMMU2-Hold(S506,S630)

WB	S632= CP0.ASID=pid                                          CP0-Read-ASID(S589)
	S633= PC.CIA=addr                                           PC-Out(S595)
	S634= PC.CIA31_28=addr[31:28]                               PC-Out(S595)
	S635= PC.Out=addr+4                                         PC-Out(S596)
	S636= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S598)
	S637= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S598)
	S638= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S598)
	S639= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S604)
	S640= IR_ID.Out31_26=0                                      IR-Out(S604)
	S641= IR_ID.Out25_21=0                                      IR-Out(S604)
	S642= IR_ID.Out20_16=rT                                     IR-Out(S604)
	S643= IR_ID.Out15_11=rD                                     IR-Out(S604)
	S644= IR_ID.Out10_6=sa                                      IR-Out(S604)
	S645= IR_ID.Out5_0=3                                        IR-Out(S604)
	S646= B_EX.Out=FU(a)                                        B_EX-Out(S611)
	S647= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S611)
	S648= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S611)
	S649= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S613)
	S650= IR_EX.Out31_26=0                                      IR_EX-Out(S613)
	S651= IR_EX.Out25_21=0                                      IR_EX-Out(S613)
	S652= IR_EX.Out20_16=rT                                     IR_EX-Out(S613)
	S653= IR_EX.Out15_11=rD                                     IR_EX-Out(S613)
	S654= IR_EX.Out10_6=sa                                      IR_EX-Out(S613)
	S655= IR_EX.Out5_0=3                                        IR_EX-Out(S613)
	S656= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S615)
	S657= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S615)
	S658= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S615)
	S659= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S617)
	S660= IR_MEM.Out31_26=0                                     IR_MEM-Out(S617)
	S661= IR_MEM.Out25_21=0                                     IR_MEM-Out(S617)
	S662= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S617)
	S663= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S617)
	S664= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S617)
	S665= IR_MEM.Out5_0=3                                       IR_MEM-Out(S617)
	S666= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S619)
	S667= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S619)
	S668= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S619)
	S669= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S619)
	S670= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S619)
	S671= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S619)
	S672= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S619)
	S673= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S621)
	S674= IR_WB.Out31_26=0                                      IR-Out(S621)
	S675= IR_WB.Out25_21=0                                      IR-Out(S621)
	S676= IR_WB.Out20_16=rT                                     IR-Out(S621)
	S677= IR_WB.Out15_11=rD                                     IR-Out(S621)
	S678= IR_WB.Out10_6=sa                                      IR-Out(S621)
	S679= IR_WB.Out5_0=3                                        IR-Out(S621)
	S680= ALUOut_DMMU1.Out=FU(a)>>sa                            ALUOut_DMMU1-Out(S625)
	S681= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU1-Out(S625)
	S682= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU1-Out(S625)
	S683= ALUOut_WB.Out=FU(a)>>sa                               ALUOut_WB-Out(S627)
	S684= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                     ALUOut_WB-Out(S627)
	S685= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                     ALUOut_WB-Out(S627)
	S686= IR_DMMU2.Out={0,0,rT,rD,sa,3}                         IR_DMMU2-Out(S629)
	S687= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S629)
	S688= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S629)
	S689= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S629)
	S690= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S629)
	S691= IR_DMMU2.Out10_6=sa                                   IR_DMMU2-Out(S629)
	S692= IR_DMMU2.Out5_0=3                                     IR_DMMU2-Out(S629)
	S693= ALUOut_DMMU2.Out=FU(a)>>sa                            ALUOut_DMMU2-Out(S631)
	S694= ALUOut_DMMU2.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU2-Out(S631)
	S695= ALUOut_DMMU2.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU2-Out(S631)
	S696= IR_WB.Out=>FU.IR_WB                                   Premise(F284)
	S697= FU.IR_WB={0,0,rT,rD,sa,3}                             Path(S673,S696)
	S698= IR_WB.Out31_26=>CU_WB.Op                              Premise(F285)
	S699= CU_WB.Op=0                                            Path(S674,S698)
	S700= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F286)
	S701= CU_WB.IRFunc=3                                        Path(S679,S700)
	S702= IR_WB.Out15_11=>GPR.WReg                              Premise(F287)
	S703= GPR.WReg=rD                                           Path(S677,S702)
	S704= ALUOut_WB.Out=>GPR.WData                              Premise(F288)
	S705= GPR.WData=FU(a)>>sa                                   Path(S683,S704)
	S706= ALUOut_WB.Out=>FU.InWB                                Premise(F289)
	S707= FU.InWB=FU(a)>>sa                                     Path(S683,S706)
	S708= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F290)
	S709= FU.InWB_WReg=rD                                       Path(S677,S708)
	S710= CtrlASIDIn=0                                          Premise(F291)
	S711= CtrlCP0=0                                             Premise(F292)
	S712= CP0[ASID]=pid                                         CP0-Hold(S589,S711)
	S713= CtrlEPCIn=0                                           Premise(F293)
	S714= CtrlExCodeIn=0                                        Premise(F294)
	S715= CtrlIMMU=0                                            Premise(F295)
	S716= CtrlPC=0                                              Premise(F296)
	S717= CtrlPCInc=0                                           Premise(F297)
	S718= PC[CIA]=addr                                          PC-Hold(S595,S717)
	S719= PC[Out]=addr+4                                        PC-Hold(S596,S716,S717)
	S720= CtrlIAddrReg=0                                        Premise(F298)
	S721= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S598,S720)
	S722= CtrlICache=0                                          Premise(F299)
	S723= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S600,S722)
	S724= CtrlIR_IMMU=0                                         Premise(F300)
	S725= CtrlICacheReg=0                                       Premise(F301)
	S726= CtrlIR_ID=0                                           Premise(F302)
	S727= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S604,S726)
	S728= CtrlIMem=0                                            Premise(F303)
	S729= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S606,S728)
	S730= CtrlIRMux=0                                           Premise(F304)
	S731= CtrlGPR=1                                             Premise(F305)
	S732= GPR[rD]=FU(a)>>sa                                     GPR-Write(S703,S705,S731)
	S733= CtrlB_EX=0                                            Premise(F306)
	S734= [B_EX]=FU(a)                                          B_EX-Hold(S611,S733)
	S735= CtrlIR_EX=0                                           Premise(F307)
	S736= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S613,S735)
	S737= CtrlALUOut_MEM=0                                      Premise(F308)
	S738= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S615,S737)
	S739= CtrlIR_MEM=0                                          Premise(F309)
	S740= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S617,S739)
	S741= CtrlIR_DMMU1=0                                        Premise(F310)
	S742= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S619,S741)
	S743= CtrlIR_WB=0                                           Premise(F311)
	S744= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S621,S743)
	S745= CtrlB_MEM=0                                           Premise(F312)
	S746= CtrlB_WB=0                                            Premise(F313)
	S747= CtrlALUOut_DMMU1=0                                    Premise(F314)
	S748= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Hold(S625,S747)
	S749= CtrlALUOut_WB=0                                       Premise(F315)
	S750= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Hold(S627,S749)
	S751= CtrlIR_DMMU2=0                                        Premise(F316)
	S752= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S629,S751)
	S753= CtrlALUOut_DMMU2=0                                    Premise(F317)
	S754= [ALUOut_DMMU2]=FU(a)>>sa                              ALUOut_DMMU2-Hold(S631,S753)

POST	S712= CP0[ASID]=pid                                         CP0-Hold(S589,S711)
	S718= PC[CIA]=addr                                          PC-Hold(S595,S717)
	S719= PC[Out]=addr+4                                        PC-Hold(S596,S716,S717)
	S721= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S598,S720)
	S723= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S600,S722)
	S727= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S604,S726)
	S729= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S606,S728)
	S732= GPR[rD]=FU(a)>>sa                                     GPR-Write(S703,S705,S731)
	S734= [B_EX]=FU(a)                                          B_EX-Hold(S611,S733)
	S736= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S613,S735)
	S738= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S615,S737)
	S740= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S617,S739)
	S742= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S619,S741)
	S744= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S621,S743)
	S748= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Hold(S625,S747)
	S750= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Hold(S627,S749)
	S752= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S629,S751)
	S754= [ALUOut_DMMU2]=FU(a)>>sa                              ALUOut_DMMU2-Hold(S631,S753)

