
*** Running vivado
    with args -log pe_array3x3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pe_array3x3.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pe_array3x3.tcl -notrace
Command: synth_design -top pe_array3x3 -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47175 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1461.145 ; gain = 69.992 ; free physical = 24506 ; free virtual = 42578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_array3x3' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:23]
	Parameter FIXED_WIDTH bound to: 8 - type: integer 
	Parameter FP_WIDTH bound to: 16 - type: integer 
	Parameter EXP_WIDTH bound to: 5 - type: integer 
	Parameter MID_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_array1x3_lower' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult8_8' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/mult8_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult8_8' (1#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/mult8_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder16_16' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder16_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder16_16' (2#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder16_16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder17_16' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder17_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder17_16' (3#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder17_16_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element _reg_6_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:74]
WARNING: [Synth 8-6014] Unused sequential element _reg_7_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:75]
WARNING: [Synth 8-6014] Unused sequential element _reg_8_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:76]
WARNING: [Synth 8-6014] Unused sequential element _reg_9_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:77]
WARNING: [Synth 8-6014] Unused sequential element _reg_10_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:78]
WARNING: [Synth 8-6014] Unused sequential element _reg_11_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pe_array1x3_lower' (4#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_lower.v:23]
INFO: [Synth 8-6157] synthesizing module 'pe_array1x3_middle' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder18_18' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder18_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder18_18' (5#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder18_18_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element _reg_7_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:91]
WARNING: [Synth 8-6014] Unused sequential element _reg_8_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:92]
WARNING: [Synth 8-6014] Unused sequential element _reg_9_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:93]
WARNING: [Synth 8-6014] Unused sequential element _reg_10_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:94]
WARNING: [Synth 8-6014] Unused sequential element _reg_11_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:95]
INFO: [Synth 8-6155] done synthesizing module 'pe_array1x3_middle' (6#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:23]
INFO: [Synth 8-6157] synthesizing module 'pe_array1x3_upper' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder18_19' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder18_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder18_19' (7#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder18_19_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element _reg_7_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:91]
WARNING: [Synth 8-6014] Unused sequential element _reg_8_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:92]
WARNING: [Synth 8-6014] Unused sequential element _reg_9_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:93]
WARNING: [Synth 8-6014] Unused sequential element _reg_10_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:94]
WARNING: [Synth 8-6014] Unused sequential element _reg_11_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:95]
INFO: [Synth 8-6155] done synthesizing module 'pe_array1x3_upper' (8#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_upper.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'last_partial_sum' does not match port width (19) of module 'pe_array1x3_upper' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:118]
INFO: [Synth 8-6157] synthesizing module 'fixed_2_float' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:23]
	Parameter FP_WIDTH bound to: 16 - type: integer 
	Parameter MID_WIDTH bound to: 20 - type: integer 
	Parameter EXP_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZC' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/lzc.v:23]
	Parameter MID_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LZC' (9#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/lzc.v:23]
WARNING: [Synth 8-3848] Net dataout_valid in module/entity fixed_2_float does not have driver. [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fixed_2_float' (10#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
INFO: [Synth 8-6157] synthesizing module 'adder_hfp' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder_hfp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder_hfp' (11#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/.Xil/Vivado-47158-tr2990wx-fit4305/realtime/adder_hfp_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element _reg_3_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:78]
WARNING: [Synth 8-6014] Unused sequential element _reg_4_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:79]
WARNING: [Synth 8-6014] Unused sequential element _reg_5_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:80]
WARNING: [Synth 8-3848] Net pe_conv_data_valid in module/entity pe_array3x3 does not have driver. [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:42]
WARNING: [Synth 8-3848] Net pe_conv_data_o in module/entity pe_array3x3 does not have driver. [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[1] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[1]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[1] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[1] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[2] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[2]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[2] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[2] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[3] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[3]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[3] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[3] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[4] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[4]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[4] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[4] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[5] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[5]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[5] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[5] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[6] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[6]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[6] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[6] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[7] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[7]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[7] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[7] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[8] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[8]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[8] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[8] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[9] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[9]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[9] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[9] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[10] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[10]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[10] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[10] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[11] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[11]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[11] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[11] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[12] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[12]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[12] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[12] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[13] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[13]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[13] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[13] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[14] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[14]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[14] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[14] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[15] with 1st driver pin 'pe_array3x3:/nolabel_line130/dataout[15]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_b_tdata[15] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net s_axis_b_tdata[15] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:143]
INFO: [Synth 8-6155] done synthesizing module 'pe_array3x3' (12#1) [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:23]
WARNING: [Synth 8-3331] design LZC has unconnected port data_in[19]
WARNING: [Synth 8-3331] design fixed_2_float has unconnected port dataout_valid
WARNING: [Synth 8-3331] design pe_array1x3_upper has unconnected port last_partial_sum_valid
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_valid
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[15]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[14]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[13]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[12]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[11]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[10]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[9]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[8]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[7]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[6]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[5]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[4]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[3]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[2]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[1]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1505.762 ; gain = 114.609 ; free physical = 24517 ; free virtual = 42590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1505.762 ; gain = 114.609 ; free physical = 24516 ; free virtual = 42588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1505.762 ; gain = 114.609 ; free physical = 24516 ; free virtual = 42588
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_0'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_0'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_0/multer_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_0'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_0'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_1/multer_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_0'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_0'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/mult8_8/mult8_8/mult8_8_in_context.xdc] for cell 'pe_array1x3_2/multer_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder_hfp/adder_hfp/adder_hfp_in_context.xdc] for cell 'adder_hph_0'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder_hfp/adder_hfp/adder_hfp_in_context.xdc] for cell 'adder_hph_0'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_0/adder_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_0/adder_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_1/adder_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_1/adder_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_2/adder_1'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder16_16/adder16_16/adder16_16_in_context.xdc] for cell 'pe_array1x3_2/adder_1'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_0/adder_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_0/adder_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_1/adder_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_1/adder_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_2/adder_2'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder17_16/adder17_16/adder17_16_in_context.xdc] for cell 'pe_array1x3_2/adder_2'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder18_18/adder18_18/adder18_18_in_context.xdc] for cell 'pe_array1x3_1/adder_3'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder18_18/adder18_18/adder18_18_in_context.xdc] for cell 'pe_array1x3_1/adder_3'
Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder18_19/adder18_19/adder18_19_in_context.xdc] for cell 'pe_array1x3_2/adder_3'
Finished Parsing XDC File [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/ip/adder18_19/adder18_19/adder18_19_in_context.xdc] for cell 'pe_array1x3_2/adder_3'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.391 ; gain = 0.000 ; free physical = 23923 ; free virtual = 42094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 24016 ; free virtual = 42186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 24016 ; free virtual = 42186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pe_array1x3_0/multer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/multer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/multer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_0/multer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/multer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/multer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_0/multer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/multer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/multer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_hph_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_0/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_0/adder_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/adder_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/adder_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_1/adder_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pe_array1x3_2/adder_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 24018 ; free virtual = 42189
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "_exp" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:02:18 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 24009 ; free virtual = 42180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pe_array3x3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pe_array1x3_lower 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module pe_array1x3_middle 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module pe_array1x3_upper 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module LZC 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
Module fixed_2_float 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pe_array1x3_1/_reg_6_reg was removed.  [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array1x3_middle.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'nolabel_line130/_datain_reg' and it is trimmed from '20' to '19' bits. [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:42]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_valid
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[15]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[14]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[13]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[12]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[11]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[10]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[9]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[8]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[7]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[6]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[5]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[4]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[3]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[2]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[1]
WARNING: [Synth 8-3331] design pe_array3x3 has unconnected port pe_conv_data_o[0]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[1]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[1] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[1] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[2]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[2] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[2] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[3]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[3] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[3] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[4]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[4] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[4] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[5]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[5] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[5] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[6]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[6] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[6] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[7]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[7] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[7] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[8] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[8]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[8] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[8] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[9] with 1st driver pin 'nolabel_line130/dataout_inferred/dataout[9]' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataout[9] with 2nd driver pin 'GND' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataout[9] is connected to constant driver, other driver is ignored [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[5]) is unused and will be removed from module pe_array3x3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[4]) is unused and will be removed from module pe_array3x3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[3]) is unused and will be removed from module pe_array3x3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[2]) is unused and will be removed from module pe_array3x3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[1]) is unused and will be removed from module pe_array3x3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/_content_reg_reg[0]) is unused and will be removed from module pe_array3x3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:02:18 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23991 ; free virtual = 42166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23869 ; free virtual = 42051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23869 ; free virtual = 42051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module adder_hph_0 has unconnected pin s_axis_b_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module adder_hph_0 has unconnected pin m_axis_result_tready
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net _reg_2 with 1st driver pin 'i_57/O' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/fixed_2_float.v:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _reg_2 with 2nd driver pin '_reg_2_reg/Q' [/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.srcs/sources_1/sources/pe_array3x3.v:64]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pe_array3x3 | pe_array1x3_0/_reg_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_array3x3 | pe_array1x3_1/_reg_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_array3x3 | pe_array1x3_2/_reg_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |adder_hfp     |         1|
|2     |mult8_8       |         9|
|3     |adder16_16    |         3|
|4     |adder17_16    |         3|
|5     |adder18_18    |         1|
|6     |adder18_19    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |adder16_16    |     1|
|2     |adder16_16__1 |     1|
|3     |adder16_16__2 |     1|
|4     |adder17_16    |     1|
|5     |adder17_16__1 |     1|
|6     |adder17_16__2 |     1|
|7     |adder18_18    |     1|
|8     |adder18_19    |     1|
|9     |adder_hfp     |     1|
|10    |mult8_8       |     1|
|11    |mult8_8__1    |     1|
|12    |mult8_8__2    |     1|
|13    |mult8_8__3    |     1|
|14    |mult8_8__4    |     1|
|15    |mult8_8__5    |     1|
|16    |mult8_8__6    |     1|
|17    |mult8_8__7    |     1|
|18    |mult8_8__8    |     1|
|19    |BUFG          |     1|
|20    |CARRY4        |     3|
|21    |LUT1          |     1|
|22    |LUT2          |     7|
|23    |LUT3          |     9|
|24    |LUT4          |     9|
|25    |LUT5          |    13|
|26    |LUT6          |    26|
|27    |SRL16E        |     3|
|28    |FDRE          |   220|
|29    |IBUF          |   170|
|30    |OBUF          |     6|
|31    |OBUFT         |    17|
+------+--------------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   792|
|2     |  nolabel_line130 |fixed_2_float      |   108|
|3     |  pe_array1x3_0   |pe_array1x3_lower  |   136|
|4     |  pe_array1x3_1   |pe_array1x3_middle |   175|
|5     |  pe_array1x3_2   |pe_array1x3_upper  |   157|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23868 ; free virtual = 42050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 31 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2009.391 ; gain = 114.609 ; free physical = 23920 ; free virtual = 42103
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2009.391 ; gain = 618.238 ; free physical = 23920 ; free virtual = 42103
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 69 Warnings, 76 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:02:32 . Memory (MB): peak = 2009.391 ; gain = 685.719 ; free physical = 23898 ; free virtual = 42080
INFO: [Common 17-1381] The checkpoint '/home/daijw/vgg16.sparse.5x/vgg16.sparse.5x.runs/synth_1/pe_array3x3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pe_array3x3_utilization_synth.rpt -pb pe_array3x3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2033.406 ; gain = 0.000 ; free physical = 23899 ; free virtual = 42082
INFO: [Common 17-206] Exiting Vivado at Wed May 22 09:49:33 2019...
