#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APPs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\va_math.vpi";
S_0000020f02302d60 .scope module, "ADD" "ADD" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0000020f023030c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f022fed90_0 .net "a", 31 0, o0000020f023030c8;  0 drivers
o0000020f023030f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f023007d0_0 .net "b", 31 0, o0000020f023030f8;  0 drivers
v0000020f022ff3d0_0 .net "sum", 31 0, L_0000020f026a4e30;  1 drivers
L_0000020f026a4e30 .arith/sum 32, o0000020f023030c8, o0000020f023030f8;
S_0000020f022cb8e0 .scope module, "t" "t" 3 59;
 .timescale 0 0;
v0000020f026a42f0_0 .var "clock", 0 0;
S_0000020f022cba70 .scope module, "cpu" "main" 3 62, 3 19 0, S_0000020f022cb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
v0000020f02349800_0 .net "ALUOp", 1 0, v0000020f02300410_0;  1 drivers
v0000020f0234a5c0_0 .net "ALUSrcA", 0 0, v0000020f02300a50_0;  1 drivers
v0000020f023498a0_0 .net "ALUSrcB", 1 0, v0000020f02300af0_0;  1 drivers
v0000020f0234ac00_0 .net "AO", 0 0, L_0000020f022f9180;  1 drivers
v0000020f0234afc0_0 .net "AQ", 31 0, v0000020f02300c30_0;  1 drivers
v0000020f0234a160_0 .net "Addr", 31 0, v0000020f02346ce0_0;  1 drivers
v0000020f0234a020_0 .net "AluA", 31 0, v0000020f02346e20_0;  1 drivers
v0000020f0234b060_0 .net "AluB", 31 0, v0000020f023470a0_0;  1 drivers
v0000020f023491c0_0 .net "AluC", 31 0, v0000020f022fef70_0;  1 drivers
v0000020f02349940_0 .net "AluCtrl", 2 0, v0000020f022ff510_0;  1 drivers
v0000020f023499e0_0 .net "AluOut", 31 0, v0000020f023002d0_0;  1 drivers
v0000020f02349da0_0 .net "AluZ", 0 0, v0000020f02300690_0;  1 drivers
v0000020f02349e40_0 .net "Bqwd", 31 0, v0000020f022ff830_0;  1 drivers
v0000020f02349a80_0 .net "Clock", 0 0, v0000020f026a42f0_0;  1 drivers
v0000020f0234a0c0_0 .net "IRWr", 0 0, v0000020f022ffab0_0;  1 drivers
v0000020f02349b20_0 .net "Inst", 31 0, v0000020f02347960_0;  1 drivers
v0000020f02349c60_0 .net "IorD", 0 0, v0000020f02300b90_0;  1 drivers
v0000020f02349ee0_0 .net "MdrQ", 31 0, v0000020f02347f00_0;  1 drivers
v0000020f0234a200_0 .net "MemRd", 0 0, v0000020f02300550_0;  1 drivers
v0000020f0234a3e0_0 .net "MemWr", 0 0, v0000020f022ffbf0_0;  1 drivers
v0000020f0234a700_0 .net "MemtoReg", 0 0, v0000020f022ffb50_0;  1 drivers
o0000020f023048c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f0234a7a0_0 .net "Mux2", 31 0, o0000020f023048c8;  0 drivers
v0000020f0234a840_0 .net "MuxB", 31 0, L_0000020f026a4b10;  1 drivers
v0000020f026a5830_0 .net "PCSrc", 1 0, v0000020f022ffdd0_0;  1 drivers
v0000020f026a5510_0 .net "PCWr", 0 0, v0000020f022ffe70_0;  1 drivers
v0000020f026a4d90_0 .net "PCWrCond", 0 0, v0000020f022fff10_0;  1 drivers
v0000020f026a5d30_0 .net "PcD", 31 0, v0000020f023476e0_0;  1 drivers
v0000020f026a5f10_0 .net "PcQ", 31 0, v0000020f0234a480_0;  1 drivers
v0000020f026a58d0_0 .net "PcW", 0 0, L_0000020f022f8a80;  1 drivers
v0000020f026a46b0_0 .net "Rd", 31 0, v0000020f02346ba0_0;  1 drivers
v0000020f026a51f0_0 .net "Rd1", 31 0, v0000020f023496c0_0;  1 drivers
v0000020f026a44d0_0 .net "Rd2", 31 0, v0000020f02349f80_0;  1 drivers
v0000020f026a5330_0 .net "RegDst", 0 0, v0000020f02346600_0;  1 drivers
v0000020f026a5e70_0 .net "RegWr", 0 0, v0000020f02346420_0;  1 drivers
v0000020f026a4930_0 .net "ShlOut", 27 0, L_0000020f026a47f0;  1 drivers
v0000020f026a4570_0 .net "Sig32", 31 0, L_0000020f026a4cf0;  1 drivers
v0000020f026a5790_0 .net "WR", 31 0, v0000020f023461a0_0;  1 drivers
v0000020f026a5290_0 .net "Wd", 31 0, v0000020f02346d80_0;  1 drivers
v0000020f026a5970_0 .net *"_ivl_11", 25 0, L_0000020f026a4610;  1 drivers
L_0000020f026a6080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020f026a4a70_0 .net *"_ivl_15", 5 0, L_0000020f026a6080;  1 drivers
v0000020f026a4750_0 .net *"_ivl_20", 4 0, L_0000020f026a5dd0;  1 drivers
L_0000020f026a6110 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f026a4070_0 .net *"_ivl_24", 26 0, L_0000020f026a6110;  1 drivers
v0000020f026a53d0_0 .net *"_ivl_27", 4 0, L_0000020f026a56f0;  1 drivers
L_0000020f026a6158 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f026a5470_0 .net *"_ivl_31", 26 0, L_0000020f026a6158;  1 drivers
L_0000020f026a4430 .part v0000020f02347960_0, 21, 5;
L_0000020f026a4390 .part v0000020f02347960_0, 16, 5;
L_0000020f026a55b0 .part v0000020f023461a0_0, 0, 5;
L_0000020f026a4f70 .part v0000020f02347960_0, 0, 6;
L_0000020f026a5c90 .part v0000020f02347960_0, 26, 6;
L_0000020f026a4610 .part v0000020f02347960_0, 0, 26;
L_0000020f026a50b0 .concat [ 26 6 0 0], L_0000020f026a4610, L_0000020f026a6080;
L_0000020f026a47f0 .part L_0000020f026a4110, 0, 28;
L_0000020f026a5dd0 .part v0000020f02347960_0, 16, 5;
L_0000020f026a4890 .concat [ 5 27 0 0], L_0000020f026a5dd0, L_0000020f026a6110;
L_0000020f026a56f0 .part v0000020f02347960_0, 11, 5;
L_0000020f026a49d0 .concat [ 5 27 0 0], L_0000020f026a56f0, L_0000020f026a6158;
L_0000020f026a4c50 .part v0000020f02347960_0, 0, 16;
S_0000020f022c8ea0 .scope module, "A" "TSR" 3 48, 4 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020f022f0c30 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020f022ff290_0 .net "D", 31 0, v0000020f023496c0_0;  alias, 1 drivers
v0000020f02300c30_0 .var "Q", 31 0;
v0000020f022ffc90_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
E_0000020f022f03f0 .event posedge, v0000020f022ffc90_0;
S_0000020f022c9030 .scope module, "ALUOut" "TSR" 3 51, 4 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020f022f11f0 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020f022ff330_0 .net "D", 31 0, v0000020f022fef70_0;  alias, 1 drivers
v0000020f023002d0_0 .var "Q", 31 0;
v0000020f022ff970_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
S_0000020f022c8560 .scope module, "Alu" "ALU" 3 35, 5 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020f022f1eb0 .param/l "width" 0 5 6, +C4<00000000000000000000000000100000>;
v0000020f022feed0_0 .net "a", 31 0, v0000020f02346e20_0;  alias, 1 drivers
v0000020f022fffb0_0 .net "b", 31 0, v0000020f023470a0_0;  alias, 1 drivers
v0000020f02300050_0 .net "ctrl", 2 0, v0000020f022ff510_0;  alias, 1 drivers
v0000020f022fef70_0 .var "out", 31 0;
v0000020f02300690_0 .var "zero", 0 0;
E_0000020f022f1ff0 .event anyedge, v0000020f02300050_0, v0000020f022fffb0_0, v0000020f022feed0_0;
S_0000020f022c86f0 .scope module, "Alucu" "ALUCU" 3 36, 6 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "ctrl";
v0000020f02300870_0 .net "aluop", 1 0, v0000020f02300410_0;  alias, 1 drivers
v0000020f022ff510_0 .var "ctrl", 2 0;
v0000020f022ff5b0_0 .net "inst", 5 0, L_0000020f026a4f70;  1 drivers
E_0000020f022f1430 .event anyedge, v0000020f02300870_0, v0000020f022ff5b0_0;
S_0000020f022bef70 .scope module, "And" "AND" 3 53, 7 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "br";
    .port_info 1 /INPUT 1 "aluz";
    .port_info 2 /OUTPUT 1 "mc";
L_0000020f022f9180 .functor AND 1, v0000020f022fff10_0, v0000020f02300690_0, C4<1>, C4<1>;
v0000020f02300910_0 .net "aluz", 0 0, v0000020f02300690_0;  alias, 1 drivers
v0000020f022ff650_0 .net "br", 0 0, v0000020f022fff10_0;  alias, 1 drivers
v0000020f022ff790_0 .net "mc", 0 0, L_0000020f022f9180;  alias, 1 drivers
S_0000020f022bf100 .scope module, "B" "TSR" 3 49, 4 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020f022f1570 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020f02300230_0 .net "D", 31 0, v0000020f02349f80_0;  alias, 1 drivers
v0000020f022ff830_0 .var "Q", 31 0;
v0000020f022ff8d0_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
S_0000020f022bcdd0 .scope module, "Cu" "CU" 3 37, 8 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "regwr";
    .port_info 2 /OUTPUT 1 "memrd";
    .port_info 3 /OUTPUT 1 "memwr";
    .port_info 4 /OUTPUT 1 "regdst";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "irwr";
    .port_info 7 /OUTPUT 1 "iord";
    .port_info 8 /OUTPUT 1 "pcwr";
    .port_info 9 /OUTPUT 1 "pcwrcond";
    .port_info 10 /OUTPUT 1 "alusrca";
    .port_info 11 /OUTPUT 2 "pcsrc";
    .port_info 12 /OUTPUT 2 "aluop";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /INPUT 6 "opcode";
v0000020f02300410_0 .var "aluop", 1 0;
v0000020f02300a50_0 .var "alusrca", 0 0;
v0000020f02300af0_0 .var "alusrcb", 1 0;
v0000020f022ffa10_0 .net "clock", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
v0000020f02300b90_0 .var "iord", 0 0;
v0000020f022ffab0_0 .var "irwr", 0 0;
v0000020f02300550_0 .var "memrd", 0 0;
v0000020f022ffb50_0 .var "memtoreg", 0 0;
v0000020f022ffbf0_0 .var "memwr", 0 0;
v0000020f022ffd30_0 .net "opcode", 5 0, L_0000020f026a5c90;  1 drivers
v0000020f022ffdd0_0 .var "pcsrc", 1 0;
v0000020f022ffe70_0 .var "pcwr", 0 0;
v0000020f022fff10_0 .var "pcwrcond", 0 0;
v0000020f02346600_0 .var "regdst", 0 0;
v0000020f02346420_0 .var "regwr", 0 0;
v0000020f02347320_0 .var "stage", 31 0;
v0000020f02347a00_0 .var "stage1", 31 0;
v0000020f02346a60_0 .var "stage2", 31 0;
S_0000020f022bcf60 .scope module, "Im" "IM" 3 33, 9 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v0000020f02347dc0 .array "Rom", 0 31, 31 0;
v0000020f02347460_0 .net "addr", 31 0, v0000020f02346ce0_0;  alias, 1 drivers
v0000020f023466a0_0 .net "r", 0 0, v0000020f02300550_0;  alias, 1 drivers
v0000020f02346ba0_0 .var "rd", 31 0;
v0000020f02347b40_0 .net "w", 0 0, v0000020f022ffbf0_0;  alias, 1 drivers
v0000020f02346920_0 .net "wd", 31 0, v0000020f022ff830_0;  alias, 1 drivers
E_0000020f022f16b0 .event anyedge, v0000020f022ffbf0_0, v0000020f022ff830_0, v0000020f02347460_0;
v0000020f02347dc0_0 .array/port v0000020f02347dc0, 0;
v0000020f02347dc0_1 .array/port v0000020f02347dc0, 1;
E_0000020f022f14b0/0 .event anyedge, v0000020f02300550_0, v0000020f02347460_0, v0000020f02347dc0_0, v0000020f02347dc0_1;
v0000020f02347dc0_2 .array/port v0000020f02347dc0, 2;
v0000020f02347dc0_3 .array/port v0000020f02347dc0, 3;
v0000020f02347dc0_4 .array/port v0000020f02347dc0, 4;
v0000020f02347dc0_5 .array/port v0000020f02347dc0, 5;
E_0000020f022f14b0/1 .event anyedge, v0000020f02347dc0_2, v0000020f02347dc0_3, v0000020f02347dc0_4, v0000020f02347dc0_5;
v0000020f02347dc0_6 .array/port v0000020f02347dc0, 6;
v0000020f02347dc0_7 .array/port v0000020f02347dc0, 7;
v0000020f02347dc0_8 .array/port v0000020f02347dc0, 8;
v0000020f02347dc0_9 .array/port v0000020f02347dc0, 9;
E_0000020f022f14b0/2 .event anyedge, v0000020f02347dc0_6, v0000020f02347dc0_7, v0000020f02347dc0_8, v0000020f02347dc0_9;
v0000020f02347dc0_10 .array/port v0000020f02347dc0, 10;
v0000020f02347dc0_11 .array/port v0000020f02347dc0, 11;
v0000020f02347dc0_12 .array/port v0000020f02347dc0, 12;
v0000020f02347dc0_13 .array/port v0000020f02347dc0, 13;
E_0000020f022f14b0/3 .event anyedge, v0000020f02347dc0_10, v0000020f02347dc0_11, v0000020f02347dc0_12, v0000020f02347dc0_13;
v0000020f02347dc0_14 .array/port v0000020f02347dc0, 14;
v0000020f02347dc0_15 .array/port v0000020f02347dc0, 15;
v0000020f02347dc0_16 .array/port v0000020f02347dc0, 16;
v0000020f02347dc0_17 .array/port v0000020f02347dc0, 17;
E_0000020f022f14b0/4 .event anyedge, v0000020f02347dc0_14, v0000020f02347dc0_15, v0000020f02347dc0_16, v0000020f02347dc0_17;
v0000020f02347dc0_18 .array/port v0000020f02347dc0, 18;
v0000020f02347dc0_19 .array/port v0000020f02347dc0, 19;
v0000020f02347dc0_20 .array/port v0000020f02347dc0, 20;
v0000020f02347dc0_21 .array/port v0000020f02347dc0, 21;
E_0000020f022f14b0/5 .event anyedge, v0000020f02347dc0_18, v0000020f02347dc0_19, v0000020f02347dc0_20, v0000020f02347dc0_21;
v0000020f02347dc0_22 .array/port v0000020f02347dc0, 22;
v0000020f02347dc0_23 .array/port v0000020f02347dc0, 23;
v0000020f02347dc0_24 .array/port v0000020f02347dc0, 24;
v0000020f02347dc0_25 .array/port v0000020f02347dc0, 25;
E_0000020f022f14b0/6 .event anyedge, v0000020f02347dc0_22, v0000020f02347dc0_23, v0000020f02347dc0_24, v0000020f02347dc0_25;
v0000020f02347dc0_26 .array/port v0000020f02347dc0, 26;
v0000020f02347dc0_27 .array/port v0000020f02347dc0, 27;
v0000020f02347dc0_28 .array/port v0000020f02347dc0, 28;
v0000020f02347dc0_29 .array/port v0000020f02347dc0, 29;
E_0000020f022f14b0/7 .event anyedge, v0000020f02347dc0_26, v0000020f02347dc0_27, v0000020f02347dc0_28, v0000020f02347dc0_29;
v0000020f02347dc0_30 .array/port v0000020f02347dc0, 30;
v0000020f02347dc0_31 .array/port v0000020f02347dc0, 31;
E_0000020f022f14b0/8 .event anyedge, v0000020f02347dc0_30, v0000020f02347dc0_31;
E_0000020f022f14b0 .event/or E_0000020f022f14b0/0, E_0000020f022f14b0/1, E_0000020f022f14b0/2, E_0000020f022f14b0/3, E_0000020f022f14b0/4, E_0000020f022f14b0/5, E_0000020f022f14b0/6, E_0000020f022f14b0/7, E_0000020f022f14b0/8;
S_0000020f022bc8a0 .scope module, "Ir" "IR" 3 32, 10 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "inst";
v0000020f02346740_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
v0000020f02347000_0 .net "d", 31 0, v0000020f02346ba0_0;  alias, 1 drivers
v0000020f02347960_0 .var "inst", 31 0;
v0000020f023478c0_0 .net "w", 0 0, v0000020f022ffab0_0;  alias, 1 drivers
S_0000020f022bca30 .scope module, "MDR" "TSR" 3 50, 4 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020f022f17f0 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020f02346f60_0 .net "D", 31 0, v0000020f02346ba0_0;  alias, 1 drivers
v0000020f02347f00_0 .var "Q", 31 0;
v0000020f02347be0_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
S_0000020f022b2120 .scope module, "Muxfour" "MUXFOUR" 3 46, 11 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 32 "I3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /OUTPUT 32 "out";
P_0000020f022f1470 .param/l "width" 0 11 5, +C4<00000000000000000000000000100000>;
v0000020f02346b00_0 .net "I0", 31 0, v0000020f022ff830_0;  alias, 1 drivers
L_0000020f026a61a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020f02347c80_0 .net "I1", 31 0, L_0000020f026a61a0;  1 drivers
v0000020f02347640_0 .net "I2", 31 0, L_0000020f026a4cf0;  alias, 1 drivers
v0000020f02346c40_0 .net "I3", 31 0, L_0000020f026a4b10;  alias, 1 drivers
v0000020f02348040_0 .net "ctrl", 1 0, v0000020f02300af0_0;  alias, 1 drivers
v0000020f023470a0_0 .var "out", 31 0;
E_0000020f022f16f0/0 .event anyedge, v0000020f02300af0_0, v0000020f02346c40_0, v0000020f02347640_0, v0000020f02347c80_0;
E_0000020f022f16f0/1 .event anyedge, v0000020f022ff830_0;
E_0000020f022f16f0 .event/or E_0000020f022f16f0/0, E_0000020f022f16f0/1;
S_0000020f022b22b0 .scope module, "Muxthree" "MUXTHREE" 3 45, 12 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /OUTPUT 32 "out";
P_0000020f022f1530 .param/l "width" 0 12 5, +C4<00000000000000000000000000100000>;
v0000020f02347e60_0 .net "I0", 31 0, v0000020f022fef70_0;  alias, 1 drivers
v0000020f02347fa0_0 .net "I1", 31 0, v0000020f023002d0_0;  alias, 1 drivers
v0000020f02347280_0 .net "I2", 31 0, o0000020f023048c8;  alias, 0 drivers
v0000020f02347aa0_0 .net "ctrl", 1 0, v0000020f022ffdd0_0;  alias, 1 drivers
v0000020f023476e0_0 .var "out", 31 0;
E_0000020f022f2070 .event anyedge, v0000020f022ffdd0_0, v0000020f02347280_0, v0000020f023002d0_0, v0000020f022ff330_0;
S_0000020f022b3e40 .scope module, "Muxtwo1" "MUXTWO" 3 41, 13 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f022f1770 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020f02347780_0 .net "I0", 31 0, v0000020f0234a480_0;  alias, 1 drivers
v0000020f02347140_0 .net "I1", 31 0, v0000020f023002d0_0;  alias, 1 drivers
v0000020f023464c0_0 .net "ctrl", 0 0, v0000020f02300b90_0;  alias, 1 drivers
v0000020f02346ce0_0 .var "out", 31 0;
E_0000020f022f1ef0 .event anyedge, v0000020f02300b90_0, v0000020f023002d0_0, v0000020f02347780_0;
S_0000020f022b3fd0 .scope module, "Muxtwo2" "MUXTWO" 3 42, 13 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f022f1970 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020f02347d20_0 .net "I0", 31 0, L_0000020f026a4890;  1 drivers
v0000020f02346ec0_0 .net "I1", 31 0, L_0000020f026a49d0;  1 drivers
v0000020f023471e0_0 .net "ctrl", 0 0, v0000020f02346600_0;  alias, 1 drivers
v0000020f023461a0_0 .var "out", 31 0;
E_0000020f022f21b0 .event anyedge, v0000020f02346600_0, v0000020f02346ec0_0, v0000020f02347d20_0;
S_0000020f02348e30 .scope module, "Muxtwo3" "MUXTWO" 3 43, 13 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f022f2030 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020f02346560_0 .net "I0", 31 0, v0000020f023002d0_0;  alias, 1 drivers
v0000020f023467e0_0 .net "I1", 31 0, v0000020f02347f00_0;  alias, 1 drivers
v0000020f02346880_0 .net "ctrl", 0 0, v0000020f022ffb50_0;  alias, 1 drivers
v0000020f02346d80_0 .var "out", 31 0;
E_0000020f022f18f0 .event anyedge, v0000020f022ffb50_0, v0000020f02347f00_0, v0000020f023002d0_0;
S_0000020f023484d0 .scope module, "Muxtwo4" "MUXTWO" 3 44, 13 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f022f2230 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020f023473c0_0 .net "I0", 31 0, v0000020f0234a480_0;  alias, 1 drivers
v0000020f02346240_0 .net "I1", 31 0, v0000020f02300c30_0;  alias, 1 drivers
v0000020f02347500_0 .net "ctrl", 0 0, v0000020f02300a50_0;  alias, 1 drivers
v0000020f02346e20_0 .var "out", 31 0;
E_0000020f022f1d30 .event anyedge, v0000020f02300a50_0, v0000020f02300c30_0, v0000020f02347780_0;
S_0000020f02348660 .scope module, "Or" "OR" 3 54, 14 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oa";
    .port_info 1 /INPUT 1 "ob";
    .port_info 2 /OUTPUT 1 "oc";
L_0000020f022f8a80 .functor OR 1, v0000020f022ffe70_0, L_0000020f022f9180, C4<0>, C4<0>;
v0000020f023475a0_0 .net "oa", 0 0, v0000020f022ffe70_0;  alias, 1 drivers
v0000020f023462e0_0 .net "ob", 0 0, L_0000020f022f9180;  alias, 1 drivers
v0000020f023469c0_0 .net "oc", 0 0, L_0000020f022f8a80;  alias, 1 drivers
S_0000020f02348fc0 .scope module, "Pc" "PC" 3 31, 15 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0000020f02347820_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
v0000020f02346380_0 .net "d", 31 0, v0000020f023476e0_0;  alias, 1 drivers
v0000020f0234a480_0 .var "q", 31 0;
v0000020f0234a520_0 .var "tmp", 31 0;
v0000020f0234ab60_0 .net "w", 0 0, L_0000020f022f8a80;  alias, 1 drivers
E_0000020f022f19b0 .event anyedge, v0000020f023476e0_0;
S_0000020f023481b0 .scope module, "Rf" "RF" 3 34, 16 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wd";
    .port_info 1 /INPUT 5 "rr1";
    .port_info 2 /INPUT 5 "rr2";
    .port_info 3 /INPUT 5 "wr";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "w";
v0000020f02349580_0 .var "RD1", 31 0;
v0000020f02349260_0 .var "RD2", 31 0;
v0000020f02349bc0 .array "RFReg", 0 31, 31 0;
v0000020f02349300_0 .net "clk", 0 0, v0000020f026a42f0_0;  alias, 1 drivers
v0000020f0234a340_0 .var "i", 4 0;
v0000020f023496c0_0 .var "rd1", 31 0;
v0000020f02349f80_0 .var "rd2", 31 0;
v0000020f02349d00_0 .net "rr1", 4 0, L_0000020f026a4430;  1 drivers
v0000020f023493a0_0 .net "rr2", 4 0, L_0000020f026a4390;  1 drivers
v0000020f0234a660_0 .var "show", 31 0;
v0000020f0234aac0_0 .net "w", 0 0, v0000020f02346420_0;  alias, 1 drivers
v0000020f02349440_0 .net "wd", 31 0, v0000020f02346d80_0;  alias, 1 drivers
v0000020f0234a2a0_0 .net "wr", 4 0, L_0000020f026a55b0;  1 drivers
v0000020f02349bc0_0 .array/port v0000020f02349bc0, 0;
v0000020f02349bc0_1 .array/port v0000020f02349bc0, 1;
v0000020f02349bc0_2 .array/port v0000020f02349bc0, 2;
E_0000020f022f1a30/0 .event anyedge, v0000020f02349d00_0, v0000020f02349bc0_0, v0000020f02349bc0_1, v0000020f02349bc0_2;
v0000020f02349bc0_3 .array/port v0000020f02349bc0, 3;
v0000020f02349bc0_4 .array/port v0000020f02349bc0, 4;
v0000020f02349bc0_5 .array/port v0000020f02349bc0, 5;
v0000020f02349bc0_6 .array/port v0000020f02349bc0, 6;
E_0000020f022f1a30/1 .event anyedge, v0000020f02349bc0_3, v0000020f02349bc0_4, v0000020f02349bc0_5, v0000020f02349bc0_6;
v0000020f02349bc0_7 .array/port v0000020f02349bc0, 7;
v0000020f02349bc0_8 .array/port v0000020f02349bc0, 8;
v0000020f02349bc0_9 .array/port v0000020f02349bc0, 9;
v0000020f02349bc0_10 .array/port v0000020f02349bc0, 10;
E_0000020f022f1a30/2 .event anyedge, v0000020f02349bc0_7, v0000020f02349bc0_8, v0000020f02349bc0_9, v0000020f02349bc0_10;
v0000020f02349bc0_11 .array/port v0000020f02349bc0, 11;
v0000020f02349bc0_12 .array/port v0000020f02349bc0, 12;
v0000020f02349bc0_13 .array/port v0000020f02349bc0, 13;
v0000020f02349bc0_14 .array/port v0000020f02349bc0, 14;
E_0000020f022f1a30/3 .event anyedge, v0000020f02349bc0_11, v0000020f02349bc0_12, v0000020f02349bc0_13, v0000020f02349bc0_14;
v0000020f02349bc0_15 .array/port v0000020f02349bc0, 15;
v0000020f02349bc0_16 .array/port v0000020f02349bc0, 16;
v0000020f02349bc0_17 .array/port v0000020f02349bc0, 17;
v0000020f02349bc0_18 .array/port v0000020f02349bc0, 18;
E_0000020f022f1a30/4 .event anyedge, v0000020f02349bc0_15, v0000020f02349bc0_16, v0000020f02349bc0_17, v0000020f02349bc0_18;
v0000020f02349bc0_19 .array/port v0000020f02349bc0, 19;
v0000020f02349bc0_20 .array/port v0000020f02349bc0, 20;
v0000020f02349bc0_21 .array/port v0000020f02349bc0, 21;
v0000020f02349bc0_22 .array/port v0000020f02349bc0, 22;
E_0000020f022f1a30/5 .event anyedge, v0000020f02349bc0_19, v0000020f02349bc0_20, v0000020f02349bc0_21, v0000020f02349bc0_22;
v0000020f02349bc0_23 .array/port v0000020f02349bc0, 23;
v0000020f02349bc0_24 .array/port v0000020f02349bc0, 24;
v0000020f02349bc0_25 .array/port v0000020f02349bc0, 25;
v0000020f02349bc0_26 .array/port v0000020f02349bc0, 26;
E_0000020f022f1a30/6 .event anyedge, v0000020f02349bc0_23, v0000020f02349bc0_24, v0000020f02349bc0_25, v0000020f02349bc0_26;
v0000020f02349bc0_27 .array/port v0000020f02349bc0, 27;
v0000020f02349bc0_28 .array/port v0000020f02349bc0, 28;
v0000020f02349bc0_29 .array/port v0000020f02349bc0, 29;
v0000020f02349bc0_30 .array/port v0000020f02349bc0, 30;
E_0000020f022f1a30/7 .event anyedge, v0000020f02349bc0_27, v0000020f02349bc0_28, v0000020f02349bc0_29, v0000020f02349bc0_30;
v0000020f02349bc0_31 .array/port v0000020f02349bc0, 31;
E_0000020f022f1a30/8 .event anyedge, v0000020f02349bc0_31, v0000020f023493a0_0, v0000020f02349580_0, v0000020f02349260_0;
E_0000020f022f1a30 .event/or E_0000020f022f1a30/0, E_0000020f022f1a30/1, E_0000020f022f1a30/2, E_0000020f022f1a30/3, E_0000020f022f1a30/4, E_0000020f022f1a30/5, E_0000020f022f1a30/6, E_0000020f022f1a30/7, E_0000020f022f1a30/8;
S_0000020f023487f0 .scope module, "Shl21" "SHL2" 3 39, 17 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000020f022f1a70 .param/l "s2" 0 17 4, C4<00>;
v0000020f0234aa20_0 .net *"_ivl_1", 29 0, L_0000020f026a5010;  1 drivers
L_0000020f026a6038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f0234ad40_0 .net/2u *"_ivl_2", 1 0, L_0000020f026a6038;  1 drivers
v0000020f023494e0_0 .net "dst", 31 0, L_0000020f026a4110;  1 drivers
v0000020f0234af20_0 .net "src", 31 0, L_0000020f026a50b0;  1 drivers
L_0000020f026a5010 .part L_0000020f026a50b0, 0, 30;
L_0000020f026a4110 .concat [ 2 30 0 0], L_0000020f026a6038, L_0000020f026a5010;
S_0000020f02348b10 .scope module, "Shl22" "SHL2" 3 40, 17 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000020f022f1af0 .param/l "s2" 0 17 4, C4<00>;
v0000020f0234ade0_0 .net *"_ivl_1", 29 0, L_0000020f026a5650;  1 drivers
L_0000020f026a60c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f0234ae80_0 .net/2u *"_ivl_2", 1 0, L_0000020f026a60c8;  1 drivers
v0000020f02349620_0 .net "dst", 31 0, L_0000020f026a4b10;  alias, 1 drivers
v0000020f02349760_0 .net "src", 31 0, L_0000020f026a4cf0;  alias, 1 drivers
L_0000020f026a5650 .part L_0000020f026a4cf0, 0, 30;
L_0000020f026a4b10 .concat [ 2 30 0 0], L_0000020f026a60c8, L_0000020f026a5650;
S_0000020f02348980 .scope module, "Sig1632" "SIG16_32" 3 52, 18 1 0, S_0000020f022cba70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000020f026a61e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f0234a980_0 .net/2u *"_ivl_0", 15 0, L_0000020f026a61e8;  1 drivers
v0000020f0234aca0_0 .net "in", 15 0, L_0000020f026a4c50;  1 drivers
v0000020f0234a8e0_0 .net "out", 31 0, L_0000020f026a4cf0;  alias, 1 drivers
L_0000020f026a4cf0 .concat [ 16 16 0 0], L_0000020f026a4c50, L_0000020f026a61e8;
    .scope S_0000020f02348fc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f0234a480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f0234a520_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000020f02348fc0;
T_1 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f0234ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020f0234a520_0;
    %assign/vec4 v0000020f0234a480_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020f02348fc0;
T_2 ;
    %wait E_0000020f022f19b0;
    %load/vec4 v0000020f02346380_0;
    %assign/vec4 v0000020f0234a520_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020f022bc8a0;
T_3 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f023478c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000020f02347000_0;
    %store/vec4 v0000020f02347960_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020f022bcf60;
T_4 ;
    %pushi/vec4 2234394, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f02347dc0, 4, 0;
    %pushi/vec4 6428698, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f02347dc0, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f02347dc0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000020f022bcf60;
T_5 ;
    %wait E_0000020f022f14b0;
    %load/vec4 v0000020f023466a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020f02347460_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020f02347dc0, 4;
    %store/vec4 v0000020f02346ba0_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020f022bcf60;
T_6 ;
    %wait E_0000020f022f16b0;
    %load/vec4 v0000020f02347b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000020f02346920_0;
    %load/vec4 v0000020f02347460_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020f02347dc0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020f023481b0;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020f0234a340_0, 0, 5;
T_7.0 ;
    %load/vec4 v0000020f0234a340_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020f0234a340_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020f02349bc0, 4, 0;
    %load/vec4 v0000020f0234a340_0;
    %addi 1, 0, 5;
    %store/vec4 v0000020f0234a340_0, 0, 5;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 291, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020f02349bc0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000020f023481b0;
T_8 ;
    %wait E_0000020f022f1a30;
    %load/vec4 v0000020f02349d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020f02349bc0, 4;
    %store/vec4 v0000020f02349580_0, 0, 32;
    %load/vec4 v0000020f023493a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020f02349bc0, 4;
    %store/vec4 v0000020f02349260_0, 0, 32;
    %load/vec4 v0000020f02349580_0;
    %store/vec4 v0000020f023496c0_0, 0, 32;
    %load/vec4 v0000020f02349260_0;
    %store/vec4 v0000020f02349f80_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020f02349bc0, 4;
    %store/vec4 v0000020f0234a660_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020f023481b0;
T_9 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f0234aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000020f02349440_0;
    %load/vec4 v0000020f0234a2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020f02349bc0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020f022c8560;
T_10 ;
    %wait E_0000020f022f1ff0;
    %load/vec4 v0000020f02300050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0000020f022feed0_0;
    %inv;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0000020f022feed0_0;
    %load/vec4 v0000020f022fffb0_0;
    %and;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0000020f022feed0_0;
    %load/vec4 v0000020f022fffb0_0;
    %or;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0000020f022feed0_0;
    %load/vec4 v0000020f022fffb0_0;
    %add;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0000020f022feed0_0;
    %load/vec4 v0000020f022fffb0_0;
    %sub;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0000020f022feed0_0;
    %load/vec4 v0000020f022fffb0_0;
    %cmp/u;
    %jmp/0xz  T_10.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020f022fef70_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f022fef70_0, 0, 32;
T_10.8 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %load/vec4 v0000020f022fef70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300690_0, 0, 1;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f02300690_0, 0, 1;
T_10.10 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020f022c86f0;
T_11 ;
    %wait E_0000020f022f1430;
    %load/vec4 v0000020f02300870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000020f022ff5b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020f022ff510_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020f022bcdd0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f02347320_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000020f022bcdd0;
T_13 ;
    %wait E_0000020f022f03f0;
    %pushi/vec4 0, 65535, 16;
    %split/vec4 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000020f022ffdd0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f022fff10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f022ffe70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f02300b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f022ffab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f022ffb50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f02346600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f022ffbf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f02300550_0, 0, 1;
    %store/vec4 v0000020f02346420_0, 0, 1;
    %load/vec4 v0000020f02347320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f02300b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022ffab0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022ffe70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f022ffdd0_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0000020f022ffd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000020f02347a00_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000020f02346a60_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020f02347a00_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000020f02346a60_0, 0, 32;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020f02347a00_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000020f02346a60_0, 0, 32;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000020f02347a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f02346a60_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000020f02347a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f02346a60_0, 0, 32;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000020f02347a00_0;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %load/vec4 v0000020f02346a60_0;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300b90_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f02346600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02346420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022ffb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022ffbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02346600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02346420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f022ffb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f02300a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f02300af0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f02300410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022fff10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f022ffdd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f022ffe70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f022ffdd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f02347320_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020f022b3e40;
T_14 ;
    %wait E_0000020f022f1ef0;
    %load/vec4 v0000020f023464c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000020f02347780_0;
    %store/vec4 v0000020f02346ce0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020f02347140_0;
    %store/vec4 v0000020f02346ce0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020f022b3fd0;
T_15 ;
    %wait E_0000020f022f21b0;
    %load/vec4 v0000020f023471e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000020f02347d20_0;
    %store/vec4 v0000020f023461a0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020f02346ec0_0;
    %store/vec4 v0000020f023461a0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020f02348e30;
T_16 ;
    %wait E_0000020f022f18f0;
    %load/vec4 v0000020f02346880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020f02346560_0;
    %store/vec4 v0000020f02346d80_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020f023467e0_0;
    %store/vec4 v0000020f02346d80_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020f023484d0;
T_17 ;
    %wait E_0000020f022f1d30;
    %load/vec4 v0000020f02347500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000020f023473c0_0;
    %store/vec4 v0000020f02346e20_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020f02346240_0;
    %store/vec4 v0000020f02346e20_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020f022b22b0;
T_18 ;
    %wait E_0000020f022f2070;
    %load/vec4 v0000020f02347aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0000020f02347e60_0;
    %store/vec4 v0000020f023476e0_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v0000020f02347fa0_0;
    %store/vec4 v0000020f023476e0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000020f02347280_0;
    %store/vec4 v0000020f023476e0_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020f022b2120;
T_19 ;
    %wait E_0000020f022f16f0;
    %load/vec4 v0000020f02348040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000020f02346b00_0;
    %store/vec4 v0000020f023470a0_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000020f02347c80_0;
    %store/vec4 v0000020f023470a0_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000020f02347640_0;
    %store/vec4 v0000020f023470a0_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0000020f02346c40_0;
    %store/vec4 v0000020f023470a0_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020f022c8ea0;
T_20 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f022ff290_0;
    %store/vec4 v0000020f02300c30_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020f022bf100;
T_21 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f02300230_0;
    %store/vec4 v0000020f022ff830_0, 0, 32;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020f022bca30;
T_22 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f02346f60_0;
    %store/vec4 v0000020f02347f00_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020f022c9030;
T_23 ;
    %wait E_0000020f022f03f0;
    %load/vec4 v0000020f022ff330_0;
    %store/vec4 v0000020f023002d0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020f022cb8e0;
T_24 ;
    %vpi_call 3 65 "$dumpfile", "main_test.vcd" {0 0 0};
    %vpi_call 3 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020f022cb8e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f026a42f0_0, 0, 1;
T_24.0 ;
    %delay 5, 0;
    %load/vec4 v0000020f026a42f0_0;
    %inv;
    %store/vec4 v0000020f026a42f0_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./ADD.v";
    "main.v";
    "./TSR.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AND.v";
    "./CU.v";
    "./IM.v";
    "./IR.v";
    "./MUXFOUR.v";
    "./MUXTHREE.v";
    "./MUXTWO.v";
    "./OR.v";
    "./PC.v";
    "./RF.v";
    "./SHL2.v";
    "./SIG16_32.v";
