Analysis & Synthesis report for CircuitoBase
Thu Apr  6 04:15:18 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr  6 04:15:18 2017           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; CircuitoBase                                ;
; Top-level Entity Name       ; BoxRodada                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; BoxRodada          ; CircuitoBase       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Apr  6 04:14:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd
    Info (12022): Found design unit 1: comparador-arch File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd Line: 14
    Info (12023): Found entity 1: comparador File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd
    Info (12022): Found design unit 1: controleAtrasador-maquinaEstados File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 10
    Info (12023): Found entity 1: controleAtrasador File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd
    Info (12022): Found design unit 1: Atrasador-arch File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 16
    Info (12023): Found entity 1: Atrasador File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd
    Info (12022): Found design unit 1: controleRodada-Estados File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd Line: 12
    Info (12023): Found entity 1: controleRodada File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd
    Info (12022): Found design unit 1: hex7seg_en-hex7seg_en File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd Line: 12
    Info (12023): Found entity 1: hex7seg_en File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd
    Info (12022): Found design unit 1: controlador-controlador File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd Line: 9
    Info (12023): Found entity 1: controlador File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd
    Info (12022): Found design unit 1: reg16bits_en-reg16bits_en File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd Line: 11
    Info (12023): Found entity 1: reg16bits_en File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/compare.vhd
    Info (12022): Found design unit 1: compare-Behavioral File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd Line: 10
    Info (12023): Found entity 1: compare File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd
    Info (12022): Found design unit 1: IC_74163-IC_74163_1 File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd Line: 11
    Info (12023): Found entity 1: IC_74163 File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/controle.vhd
    Info (12022): Found design unit 1: controle-controle File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd Line: 10
    Info (12023): Found entity 1: controle File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd
    Info (12022): Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd Line: 10
    Info (12023): Found entity 1: Four_Digit_BCD_Counter File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd
    Info (12022): Found design unit 1: medidor-medidor File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd Line: 12
    Info (12023): Found entity 1: medidor File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd
    Info (12022): Found design unit 1: hierarquico-hierarquica File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd Line: 16
    Info (12023): Found entity 1: hierarquico File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd
    Info (12022): Found design unit 1: BoxRodada-arch File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd Line: 13
    Info (12023): Found entity 1: BoxRodada File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd Line: 4
Info (12127): Elaborating entity "BoxRodada" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at BoxRodada.vhd(7): used implicit default value for signal "contaAtraso" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd Line: 7
Info (12128): Elaborating entity "controleRodada" for hierarchy "controleRodada:C" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd Line: 59
Info (12128): Elaborating entity "Atrasador" for hierarchy "Atrasador:D" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd Line: 61
Info (12128): Elaborating entity "controleAtrasador" for hierarchy "Atrasador:D|controleAtrasador:C" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 80
Warning (10492): VHDL Process Statement warning at controleAtrasador.vhd(24): signal "Eatual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 24
Warning (10492): VHDL Process Statement warning at controleAtrasador.vhd(30): signal "Eatual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 30
Warning (10492): VHDL Process Statement warning at controleAtrasador.vhd(41): signal "Eatual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 41
Warning (10492): VHDL Process Statement warning at controleAtrasador.vhd(48): signal "Eatual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 48
Warning (10492): VHDL Process Statement warning at controleAtrasador.vhd(55): signal "Eatual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd Line: 55
Info (12128): Elaborating entity "Four_Digit_BCD_Counter" for hierarchy "Atrasador:D|Four_Digit_BCD_Counter:ContadordoAtraso" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 84
Info (12128): Elaborating entity "IC_74163" for hierarchy "Atrasador:D|Four_Digit_BCD_Counter:ContadordoAtraso|IC_74163:IC_1" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd Line: 26
Info (12128): Elaborating entity "compare" for hierarchy "Atrasador:D|compare:C1" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at compare.vhd(11): object "s_A" assigned a value but never read File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd Line: 11
Warning (10036): Verilog HDL or VHDL warning at compare.vhd(11): object "S_B" assigned a value but never read File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd Line: 11
Info (12128): Elaborating entity "comparador" for hierarchy "Atrasador:D|comparador:ContadordeConversao" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 97
Info (12128): Elaborating entity "reg16bits_en" for hierarchy "Atrasador:D|reg16bits_en:Registrador" File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 103
Error (12006): Node instance "Converte" instantiates undefined entity "bitToBCD". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 95
Error (12006): Node instance "LFSR" instantiates undefined entity "LSFR". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd Line: 99
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings
    Error: Peak virtual memory: 1229 megabytes
    Error: Processing ended: Thu Apr  6 04:15:18 2017
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:27


