# Day 26 – Parallel-In Parallel-Out (PIPO) Register

📅 50-Day Verilog HDL Challenge  
📁 Folder: Day-26_PIPO_Register  
🛠️ Tool: Xilinx Vivado  
✍️ Modeling Style: Behavioral

---

## ✅ Description

This Verilog module implements a **Parallel-In Parallel-Out (PIPO) Register**, which stores 4-bit data in parallel and outputs it in parallel. The value is loaded on each rising clock edge.

🟢 Used in:
- Data buffers
- CPU register files
- Temporary storage units

---

## 🧪 Simulation

Simulation with a testbench verifies correct parallel data capture and output behavior under a clock and reset signal.

---

## 📂 Files Included

> 🔗 [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
