|ARP
VGA_HS <= gpu:inst.VGA_HS
CLK => dbgif:inst1.CLKIN
BTN[0] => dbgif:inst1.BTN[0]
BTN[1] => dbgif:inst1.BTN[1]
BTN[2] => dbgif:inst1.BTN[2]
PS2_KBCLK => ps2_controller:inst4.PS2_KBCLK
PS2_KBDAT => ps2_controller:inst4.PS2_KBDAT
SW[0] => dbgif:inst1.SW[0]
SW[1] => dbgif:inst1.SW[1]
SW[2] => dbgif:inst1.SW[2]
SW[3] => dbgif:inst1.SW[3]
SW[4] => dbgif:inst1.SW[4]
SW[5] => dbgif:inst1.SW[5]
SW[6] => dbgif:inst1.SW[6]
SW[7] => dbgif:inst1.SW[7]
SW[8] => dbgif:inst1.SW[8]
SW[9] => dbgif:inst1.SW[9]
DRAM_DQ[0] <> gpu:inst.DRAM_DQ[0]
DRAM_DQ[1] <> gpu:inst.DRAM_DQ[1]
DRAM_DQ[2] <> gpu:inst.DRAM_DQ[2]
DRAM_DQ[3] <> gpu:inst.DRAM_DQ[3]
DRAM_DQ[4] <> gpu:inst.DRAM_DQ[4]
DRAM_DQ[5] <> gpu:inst.DRAM_DQ[5]
DRAM_DQ[6] <> gpu:inst.DRAM_DQ[6]
DRAM_DQ[7] <> gpu:inst.DRAM_DQ[7]
DRAM_DQ[8] <> gpu:inst.DRAM_DQ[8]
DRAM_DQ[9] <> gpu:inst.DRAM_DQ[9]
DRAM_DQ[10] <> gpu:inst.DRAM_DQ[10]
DRAM_DQ[11] <> gpu:inst.DRAM_DQ[11]
DRAM_DQ[12] <> gpu:inst.DRAM_DQ[12]
DRAM_DQ[13] <> gpu:inst.DRAM_DQ[13]
DRAM_DQ[14] <> gpu:inst.DRAM_DQ[14]
DRAM_DQ[15] <> gpu:inst.DRAM_DQ[15]
VGA_VS <= gpu:inst.VGA_VS
DRAM_BA_0 <= gpu:inst.DRAM_BA_0
DRAM_BA_1 <= gpu:inst.DRAM_BA_1
DRAM_LDQM <= gpu:inst.DRAM_LDQM
DRAM_UDQM <= gpu:inst.DRAM_UDQM
DRAM_WE_N <= gpu:inst.DRAM_WE_N
DRAM_CAS_N <= gpu:inst.DRAM_CAS_N
DRAM_RAS_N <= gpu:inst.DRAM_RAS_N
DRAM_CS_N <= gpu:inst.DRAM_CS_N
DRAM_CLK <= gpu:inst.DRAM_CLK
DRAM_CKE <= gpu:inst.DRAM_CKE
7SEG[0] <= dbgif:inst1.7SEG[0]
7SEG[1] <= dbgif:inst1.7SEG[1]
7SEG[2] <= dbgif:inst1.7SEG[2]
7SEG[3] <= dbgif:inst1.7SEG[3]
7SEG[4] <= dbgif:inst1.7SEG[4]
7SEG[5] <= dbgif:inst1.7SEG[5]
7SEG[6] <= dbgif:inst1.7SEG[6]
7SEG[7] <= dbgif:inst1.7SEG[7]
7SEG[8] <= dbgif:inst1.7SEG[8]
7SEG[9] <= dbgif:inst1.7SEG[9]
7SEG[10] <= dbgif:inst1.7SEG[10]
7SEG[11] <= dbgif:inst1.7SEG[11]
7SEG[12] <= dbgif:inst1.7SEG[12]
7SEG[13] <= dbgif:inst1.7SEG[13]
7SEG[14] <= dbgif:inst1.7SEG[14]
7SEG[15] <= dbgif:inst1.7SEG[15]
7SEG[16] <= dbgif:inst1.7SEG[16]
7SEG[17] <= dbgif:inst1.7SEG[17]
7SEG[18] <= dbgif:inst1.7SEG[18]
7SEG[19] <= dbgif:inst1.7SEG[19]
7SEG[20] <= dbgif:inst1.7SEG[20]
7SEG[21] <= dbgif:inst1.7SEG[21]
7SEG[22] <= dbgif:inst1.7SEG[22]
7SEG[23] <= dbgif:inst1.7SEG[23]
7SEG[24] <= dbgif:inst1.7SEG[24]
7SEG[25] <= dbgif:inst1.7SEG[25]
7SEG[26] <= dbgif:inst1.7SEG[26]
7SEG[27] <= dbgif:inst1.7SEG[27]
7SEG[28] <= dbgif:inst1.7SEG[28]
7SEG[29] <= dbgif:inst1.7SEG[29]
7SEG[30] <= dbgif:inst1.7SEG[30]
7SEG[31] <= dbgif:inst1.7SEG[31]
DRAM_ADDR[0] <= gpu:inst.DRAM_ADDR[0]
DRAM_ADDR[1] <= gpu:inst.DRAM_ADDR[1]
DRAM_ADDR[2] <= gpu:inst.DRAM_ADDR[2]
DRAM_ADDR[3] <= gpu:inst.DRAM_ADDR[3]
DRAM_ADDR[4] <= gpu:inst.DRAM_ADDR[4]
DRAM_ADDR[5] <= gpu:inst.DRAM_ADDR[5]
DRAM_ADDR[6] <= gpu:inst.DRAM_ADDR[6]
DRAM_ADDR[7] <= gpu:inst.DRAM_ADDR[7]
DRAM_ADDR[8] <= gpu:inst.DRAM_ADDR[8]
DRAM_ADDR[9] <= gpu:inst.DRAM_ADDR[9]
DRAM_ADDR[10] <= gpu:inst.DRAM_ADDR[10]
DRAM_ADDR[11] <= gpu:inst.DRAM_ADDR[11]
LED[0] <= dbgif:inst1.LED[0]
LED[1] <= dbgif:inst1.LED[1]
LED[2] <= dbgif:inst1.LED[2]
LED[3] <= dbgif:inst1.LED[3]
LED[4] <= dbgif:inst1.LED[4]
LED[5] <= dbgif:inst1.LED[5]
LED[6] <= dbgif:inst1.LED[6]
LED[7] <= dbgif:inst1.LED[7]
LED[8] <= dbgif:inst1.LED[8]
LED[9] <= dbgif:inst1.LED[9]
VGA_B[0] <= gpu:inst.VGA_B[0]
VGA_B[1] <= gpu:inst.VGA_B[1]
VGA_B[2] <= gpu:inst.VGA_B[2]
VGA_B[3] <= gpu:inst.VGA_B[3]
VGA_G[0] <= gpu:inst.VGA_G[0]
VGA_G[1] <= gpu:inst.VGA_G[1]
VGA_G[2] <= gpu:inst.VGA_G[2]
VGA_G[3] <= gpu:inst.VGA_G[3]
VGA_R[0] <= gpu:inst.VGA_R[0]
VGA_R[1] <= gpu:inst.VGA_R[1]
VGA_R[2] <= gpu:inst.VGA_R[2]
VGA_R[3] <= gpu:inst.VGA_R[3]


|ARP|gpu:inst
DRAM_BA_0 <= gmc:inst1.DRAM_BA_0
RD => bif:inst2.RD
WR => bif:inst2.WR
CLK => bif:inst2.CLK
ABUS[0] => bif:inst2.ABUS[0]
ABUS[1] => bif:inst2.ABUS[1]
ABUS[2] => bif:inst2.ABUS[2]
ABUS[3] => bif:inst2.ABUS[3]
ABUS[4] => bif:inst2.ABUS[4]
ABUS[5] => bif:inst2.ABUS[5]
ABUS[6] => bif:inst2.ABUS[6]
ABUS[7] => bif:inst2.ABUS[7]
ABUS[8] => bif:inst2.ABUS[8]
ABUS[9] => bif:inst2.ABUS[9]
ABUS[10] => bif:inst2.ABUS[10]
ABUS[11] => bif:inst2.ABUS[11]
ABUS[12] => bif:inst2.ABUS[12]
ABUS[13] => bif:inst2.ABUS[13]
ABUS[14] => bif:inst2.ABUS[14]
ABUS[15] => bif:inst2.ABUS[15]
ABUS[16] => bif:inst2.ABUS[16]
ABUS[17] => bif:inst2.ABUS[17]
ABUS[18] => bif:inst2.ABUS[18]
ABUS[19] => bif:inst2.ABUS[19]
ABUS[20] => bif:inst2.ABUS[20]
ABUS[21] => bif:inst2.ABUS[21]
ABUS[22] => bif:inst2.ABUS[22]
ABUS[23] => bif:inst2.ABUS[23]
ABUS[24] => bif:inst2.ABUS[24]
ABUS[25] => bif:inst2.ABUS[25]
ABUS[26] => bif:inst2.ABUS[26]
ABUS[27] => bif:inst2.ABUS[27]
ABUS[28] => bif:inst2.ABUS[28]
ABUS[29] => bif:inst2.ABUS[29]
ABUS[30] => bif:inst2.ABUS[30]
ABUS[31] => bif:inst2.ABUS[31]
DBUS[0] => bif:inst2.DBUS[0]
DBUS[1] => bif:inst2.DBUS[1]
DBUS[2] => bif:inst2.DBUS[2]
DBUS[3] => bif:inst2.DBUS[3]
DBUS[4] => bif:inst2.DBUS[4]
DBUS[5] => bif:inst2.DBUS[5]
DBUS[6] => bif:inst2.DBUS[6]
DBUS[7] => bif:inst2.DBUS[7]
DBUS[8] => bif:inst2.DBUS[8]
DBUS[9] => bif:inst2.DBUS[9]
DBUS[10] => bif:inst2.DBUS[10]
DBUS[11] => bif:inst2.DBUS[11]
DBUS[12] => bif:inst2.DBUS[12]
DBUS[13] => bif:inst2.DBUS[13]
DBUS[14] => bif:inst2.DBUS[14]
DBUS[15] => bif:inst2.DBUS[15]
DBUS[16] => bif:inst2.DBUS[16]
DBUS[17] => bif:inst2.DBUS[17]
DBUS[18] => bif:inst2.DBUS[18]
DBUS[19] => bif:inst2.DBUS[19]
DBUS[20] => bif:inst2.DBUS[20]
DBUS[21] => bif:inst2.DBUS[21]
DBUS[22] => bif:inst2.DBUS[22]
DBUS[23] => bif:inst2.DBUS[23]
DBUS[24] => bif:inst2.DBUS[24]
DBUS[25] => bif:inst2.DBUS[25]
DBUS[26] => bif:inst2.DBUS[26]
DBUS[27] => bif:inst2.DBUS[27]
DBUS[28] => bif:inst2.DBUS[28]
DBUS[29] => bif:inst2.DBUS[29]
DBUS[30] => bif:inst2.DBUS[30]
DBUS[31] => bif:inst2.DBUS[31]
DRAM_DQ[0] <> gmc:inst1.DRAM_DQ[0]
DRAM_DQ[1] <> gmc:inst1.DRAM_DQ[1]
DRAM_DQ[2] <> gmc:inst1.DRAM_DQ[2]
DRAM_DQ[3] <> gmc:inst1.DRAM_DQ[3]
DRAM_DQ[4] <> gmc:inst1.DRAM_DQ[4]
DRAM_DQ[5] <> gmc:inst1.DRAM_DQ[5]
DRAM_DQ[6] <> gmc:inst1.DRAM_DQ[6]
DRAM_DQ[7] <> gmc:inst1.DRAM_DQ[7]
DRAM_DQ[8] <> gmc:inst1.DRAM_DQ[8]
DRAM_DQ[9] <> gmc:inst1.DRAM_DQ[9]
DRAM_DQ[10] <> gmc:inst1.DRAM_DQ[10]
DRAM_DQ[11] <> gmc:inst1.DRAM_DQ[11]
DRAM_DQ[12] <> gmc:inst1.DRAM_DQ[12]
DRAM_DQ[13] <> gmc:inst1.DRAM_DQ[13]
DRAM_DQ[14] <> gmc:inst1.DRAM_DQ[14]
DRAM_DQ[15] <> gmc:inst1.DRAM_DQ[15]
DRAM_BA_1 <= gmc:inst1.DRAM_BA_1
DRAM_LDQM <= gmc:inst1.DRAM_LDQM
DRAM_UDQM <= gmc:inst1.DRAM_UDQM
DRAM_WE_N <= gmc:inst1.DRAM_WE_N
DRAM_CAS_N <= gmc:inst1.DRAM_CAS_N
DRAM_RAS_N <= gmc:inst1.DRAM_RAS_N
DRAM_CS_N <= gmc:inst1.DRAM_CS_N
DRAM_CLK <= gmc:inst1.DRAM_CLK
DRAM_CKE <= gmc:inst1.DRAM_CKE
VGA_HS <= dif:inst.VGA_HS
VGA_VS <= dif:inst.VGA_VS
DRAM_ADDR[0] <= gmc:inst1.DRAM_ADDR[0]
DRAM_ADDR[1] <= gmc:inst1.DRAM_ADDR[1]
DRAM_ADDR[2] <= gmc:inst1.DRAM_ADDR[2]
DRAM_ADDR[3] <= gmc:inst1.DRAM_ADDR[3]
DRAM_ADDR[4] <= gmc:inst1.DRAM_ADDR[4]
DRAM_ADDR[5] <= gmc:inst1.DRAM_ADDR[5]
DRAM_ADDR[6] <= gmc:inst1.DRAM_ADDR[6]
DRAM_ADDR[7] <= gmc:inst1.DRAM_ADDR[7]
DRAM_ADDR[8] <= gmc:inst1.DRAM_ADDR[8]
DRAM_ADDR[9] <= gmc:inst1.DRAM_ADDR[9]
DRAM_ADDR[10] <= gmc:inst1.DRAM_ADDR[10]
DRAM_ADDR[11] <= gmc:inst1.DRAM_ADDR[11]
VGA_B[0] <= dif:inst.VGA_B[0]
VGA_B[1] <= dif:inst.VGA_B[1]
VGA_B[2] <= dif:inst.VGA_B[2]
VGA_B[3] <= dif:inst.VGA_B[3]
VGA_G[0] <= dif:inst.VGA_G[0]
VGA_G[1] <= dif:inst.VGA_G[1]
VGA_G[2] <= dif:inst.VGA_G[2]
VGA_G[3] <= dif:inst.VGA_G[3]
VGA_R[0] <= dif:inst.VGA_R[0]
VGA_R[1] <= dif:inst.VGA_R[1]
VGA_R[2] <= dif:inst.VGA_R[2]
VGA_R[3] <= dif:inst.VGA_R[3]


|ARP|gpu:inst|gmc:inst1
DRAM_BA_0 <= DRAM_BA_0.DB_MAX_OUTPUT_PORT_TYPE
CLK => dram_init:inst.CLK
CLK => wtc:inst1.CLK
CLK => DRAM_CLK.DATAIN
PX_ADDR_DIF[0] => rtc:inst5.PX_ADDR[0]
PX_ADDR_DIF[0] => wtc:inst1.PX_ADDR_DIF[0]
PX_ADDR_DIF[1] => rtc:inst5.PX_ADDR[1]
PX_ADDR_DIF[1] => wtc:inst1.PX_ADDR_DIF[1]
PX_ADDR_DIF[2] => rtc:inst5.PX_ADDR[2]
PX_ADDR_DIF[2] => wtc:inst1.PX_ADDR_DIF[2]
PX_ADDR_DIF[3] => rtc:inst5.PX_ADDR[3]
PX_ADDR_DIF[3] => wtc:inst1.PX_ADDR_DIF[3]
PX_ADDR_DIF[4] => rtc:inst5.PX_ADDR[4]
PX_ADDR_DIF[4] => wtc:inst1.PX_ADDR_DIF[4]
PX_ADDR_DIF[5] => rtc:inst5.PX_ADDR[5]
PX_ADDR_DIF[5] => wtc:inst1.PX_ADDR_DIF[5]
PX_ADDR_DIF[6] => rtc:inst5.PX_ADDR[6]
PX_ADDR_DIF[6] => wtc:inst1.PX_ADDR_DIF[6]
PX_ADDR_DIF[7] => rtc:inst5.PX_ADDR[7]
PX_ADDR_DIF[7] => wtc:inst1.PX_ADDR_DIF[7]
PX_ADDR_DIF[8] => rtc:inst5.PX_ADDR[8]
PX_ADDR_DIF[8] => wtc:inst1.PX_ADDR_DIF[8]
PX_ADDR_DIF[9] => rtc:inst5.PX_ADDR[9]
PX_ADDR_DIF[9] => wtc:inst1.PX_ADDR_DIF[9]
PX_ADDR_DIF[10] => rtc:inst5.PX_ADDR[10]
PX_ADDR_DIF[10] => wtc:inst1.PX_ADDR_DIF[10]
PX_ADDR_DIF[11] => rtc:inst5.PX_ADDR[11]
PX_ADDR_DIF[11] => wtc:inst1.PX_ADDR_DIF[11]
PX_ADDR_DIF[12] => rtc:inst5.PX_ADDR[12]
PX_ADDR_DIF[12] => wtc:inst1.PX_ADDR_DIF[12]
PX_ADDR_DIF[13] => rtc:inst5.PX_ADDR[13]
PX_ADDR_DIF[13] => wtc:inst1.PX_ADDR_DIF[13]
PX_ADDR_DIF[14] => rtc:inst5.PX_ADDR[14]
PX_ADDR_DIF[14] => wtc:inst1.PX_ADDR_DIF[14]
PX_ADDR_DIF[15] => rtc:inst5.PX_ADDR[15]
PX_ADDR_DIF[15] => wtc:inst1.PX_ADDR_DIF[15]
PX_ADDR_DIF[16] => rtc:inst5.PX_ADDR[16]
PX_ADDR_DIF[16] => wtc:inst1.PX_ADDR_DIF[16]
PX_ADDR_DIF[17] => rtc:inst5.PX_ADDR[17]
PX_ADDR_DIF[17] => wtc:inst1.PX_ADDR_DIF[17]
PX_ADDR_DIF[18] => rtc:inst5.PX_ADDR[18]
PX_ADDR_DIF[18] => wtc:inst1.PX_ADDR_DIF[18]
PX_ADDR_DIF[19] => rtc:inst5.PX_ADDR[19]
PX_ADDR_DIF[19] => wtc:inst1.PX_ADDR_DIF[19]
PX_ADDR_DIF[20] => rtc:inst5.PX_ADDR[20]
PX_ADDR_DIF[20] => wtc:inst1.PX_ADDR_DIF[20]
FCGCA => wtc:inst1.FCGCA
WR => wtc:inst1.WR
DATA[0] => wtc:inst1.DATA[0]
DATA[1] => wtc:inst1.DATA[1]
DATA[2] => wtc:inst1.DATA[2]
DATA[3] => wtc:inst1.DATA[3]
DATA[4] => wtc:inst1.DATA[4]
DATA[5] => wtc:inst1.DATA[5]
DATA[6] => wtc:inst1.DATA[6]
DATA[7] => wtc:inst1.DATA[7]
DATA[8] => wtc:inst1.DATA[8]
DATA[9] => wtc:inst1.DATA[9]
DATA[10] => wtc:inst1.DATA[10]
DATA[11] => wtc:inst1.DATA[11]
DATA[12] => wtc:inst1.DATA[12]
DATA[13] => wtc:inst1.DATA[13]
DATA[14] => wtc:inst1.DATA[14]
DATA[15] => wtc:inst1.DATA[15]
PX_ADDR[0] => wtc:inst1.PX_ADDR[0]
PX_ADDR[1] => wtc:inst1.PX_ADDR[1]
PX_ADDR[2] => wtc:inst1.PX_ADDR[2]
PX_ADDR[3] => wtc:inst1.PX_ADDR[3]
PX_ADDR[4] => wtc:inst1.PX_ADDR[4]
PX_ADDR[5] => wtc:inst1.PX_ADDR[5]
PX_ADDR[6] => wtc:inst1.PX_ADDR[6]
PX_ADDR[7] => wtc:inst1.PX_ADDR[7]
PX_ADDR[8] => wtc:inst1.PX_ADDR[8]
PX_ADDR[9] => wtc:inst1.PX_ADDR[9]
PX_ADDR[10] => wtc:inst1.PX_ADDR[10]
PX_ADDR[11] => wtc:inst1.PX_ADDR[11]
PX_ADDR[12] => wtc:inst1.PX_ADDR[12]
PX_ADDR[13] => wtc:inst1.PX_ADDR[13]
PX_ADDR[14] => wtc:inst1.PX_ADDR[14]
PX_ADDR[15] => wtc:inst1.PX_ADDR[15]
PX_ADDR[16] => wtc:inst1.PX_ADDR[16]
PX_ADDR[17] => wtc:inst1.PX_ADDR[17]
PX_ADDR[18] => wtc:inst1.PX_ADDR[18]
PX_ADDR[19] => wtc:inst1.PX_ADDR[19]
PX_ADDR[20] => wtc:inst1.PX_ADDR[20]
DRAM_BA_1 <= DRAM_BA_1.DB_MAX_OUTPUT_PORT_TYPE
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
FCGMC <= wtc:inst1.FCGMC
DRAM_WE_N <= dram_inst_dc:inst10.DRAM_WE_N
DRAM_CAS_N <= dram_inst_dc:inst10.DRAM_CAS_N
DRAM_RAS_N <= dram_inst_dc:inst10.DRAM_RAS_N
DRAM_CS_N <= dram_inst_dc:inst10.DRAM_CS_N
DATA_DIF[0] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[1] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[2] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[3] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[4] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[5] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[6] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[7] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[8] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[9] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[10] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[11] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[12] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[13] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[14] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_DIF[15] <= DRAM_DQ.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> wtc:inst1.DOUT[0]
DRAM_DQ[1] <> wtc:inst1.DOUT[1]
DRAM_DQ[2] <> wtc:inst1.DOUT[2]
DRAM_DQ[3] <> wtc:inst1.DOUT[3]
DRAM_DQ[4] <> wtc:inst1.DOUT[4]
DRAM_DQ[5] <> wtc:inst1.DOUT[5]
DRAM_DQ[6] <> wtc:inst1.DOUT[6]
DRAM_DQ[7] <> wtc:inst1.DOUT[7]
DRAM_DQ[8] <> wtc:inst1.DOUT[8]
DRAM_DQ[9] <> wtc:inst1.DOUT[9]
DRAM_DQ[10] <> wtc:inst1.DOUT[10]
DRAM_DQ[11] <> wtc:inst1.DOUT[11]
DRAM_DQ[12] <> wtc:inst1.DOUT[12]
DRAM_DQ[13] <> wtc:inst1.DOUT[13]
DRAM_DQ[14] <> wtc:inst1.DOUT[14]
DRAM_DQ[15] <> wtc:inst1.DOUT[15]
DRAM_ADDR[0] <= mx4_12b:inst6.O[0]
DRAM_ADDR[1] <= mx4_12b:inst6.O[1]
DRAM_ADDR[2] <= mx4_12b:inst6.O[2]
DRAM_ADDR[3] <= mx4_12b:inst6.O[3]
DRAM_ADDR[4] <= mx4_12b:inst6.O[4]
DRAM_ADDR[5] <= mx4_12b:inst6.O[5]
DRAM_ADDR[6] <= mx4_12b:inst6.O[6]
DRAM_ADDR[7] <= mx4_12b:inst6.O[7]
DRAM_ADDR[8] <= mx4_12b:inst6.O[8]
DRAM_ADDR[9] <= mx4_12b:inst6.O[9]
DRAM_ADDR[10] <= mx4_12b:inst6.O[10]
DRAM_ADDR[11] <= mx4_12b:inst6.O[11]


|ARP|gpu:inst|gmc:inst1|rtc:inst5
ACTIVE <= inst32.DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[0] => dram_act_b0:inst14.PX_J[0]
PX_ADDR[0] => dram_act_b2:inst11.PX_J[0]
PX_ADDR[0] => dram_act_b1:inst.PX_J[0]
PX_ADDR[0] => dram_act_b3:inst12.PX_J[0]
PX_ADDR[0] => dram_rd_b2:inst2.PX_J[0]
PX_ADDR[0] => dram_rd_b1:inst3.PX_J[0]
PX_ADDR[0] => dram_rd_b3:inst13.PX_J[0]
PX_ADDR[0] => dram_rd_b0:inst15.PX_J[0]
PX_ADDR[0] => dram_precharge:inst18.PX_J[0]
PX_ADDR[1] => dram_act_b0:inst14.PX_J[1]
PX_ADDR[1] => dram_act_b2:inst11.PX_J[1]
PX_ADDR[1] => dram_act_b1:inst.PX_J[1]
PX_ADDR[1] => dram_act_b3:inst12.PX_J[1]
PX_ADDR[1] => dram_rd_b2:inst2.PX_J[1]
PX_ADDR[1] => dram_rd_b1:inst3.PX_J[1]
PX_ADDR[1] => dram_rd_b3:inst13.PX_J[1]
PX_ADDR[1] => dram_rd_b0:inst15.PX_J[1]
PX_ADDR[1] => dram_precharge:inst18.PX_J[1]
PX_ADDR[2] => dram_act_b0:inst14.PX_J[2]
PX_ADDR[2] => dram_act_b2:inst11.PX_J[2]
PX_ADDR[2] => dram_act_b1:inst.PX_J[2]
PX_ADDR[2] => dram_act_b3:inst12.PX_J[2]
PX_ADDR[2] => dram_rd_b2:inst2.PX_J[2]
PX_ADDR[2] => dram_rd_b1:inst3.PX_J[2]
PX_ADDR[2] => dram_rd_b3:inst13.PX_J[2]
PX_ADDR[2] => dram_rd_b0:inst15.PX_J[2]
PX_ADDR[2] => dram_precharge:inst18.PX_J[2]
PX_ADDR[3] => dram_act_b0:inst14.PX_J[3]
PX_ADDR[3] => dram_act_b2:inst11.PX_J[3]
PX_ADDR[3] => dram_act_b1:inst.PX_J[3]
PX_ADDR[3] => dram_act_b3:inst12.PX_J[3]
PX_ADDR[3] => dram_rd_b2:inst2.PX_J[3]
PX_ADDR[3] => dram_rd_b1:inst3.PX_J[3]
PX_ADDR[3] => dram_rd_b3:inst13.PX_J[3]
PX_ADDR[3] => dram_rd_b0:inst15.PX_J[3]
PX_ADDR[3] => dram_precharge:inst18.PX_J[3]
PX_ADDR[4] => dram_act_b0:inst14.PX_J[4]
PX_ADDR[4] => dram_act_b2:inst11.PX_J[4]
PX_ADDR[4] => dram_act_b1:inst.PX_J[4]
PX_ADDR[4] => dram_act_b3:inst12.PX_J[4]
PX_ADDR[4] => dram_rd_b2:inst2.PX_J[4]
PX_ADDR[4] => dram_rd_b1:inst3.PX_J[4]
PX_ADDR[4] => dram_rd_b3:inst13.PX_J[4]
PX_ADDR[4] => dram_rd_b0:inst15.PX_J[4]
PX_ADDR[4] => dram_precharge:inst18.PX_J[4]
PX_ADDR[5] => dram_act_b0:inst14.PX_J[5]
PX_ADDR[5] => dram_act_b2:inst11.PX_J[5]
PX_ADDR[5] => dram_act_b1:inst.PX_J[5]
PX_ADDR[5] => dram_act_b3:inst12.PX_J[5]
PX_ADDR[5] => dram_rd_b2:inst2.PX_J[5]
PX_ADDR[5] => dram_rd_b1:inst3.PX_J[5]
PX_ADDR[5] => dram_rd_b3:inst13.PX_J[5]
PX_ADDR[5] => dram_rd_b0:inst15.PX_J[5]
PX_ADDR[5] => dram_precharge:inst18.PX_J[5]
PX_ADDR[6] => dram_act_b0:inst14.PX_J[6]
PX_ADDR[6] => dram_act_b2:inst11.PX_J[6]
PX_ADDR[6] => dram_act_b1:inst.PX_J[6]
PX_ADDR[6] => dram_act_b3:inst12.PX_J[6]
PX_ADDR[6] => dram_rd_b2:inst2.PX_J[6]
PX_ADDR[6] => dram_rd_b1:inst3.PX_J[6]
PX_ADDR[6] => dram_rd_b3:inst13.PX_J[6]
PX_ADDR[6] => dram_rd_b0:inst15.PX_J[6]
PX_ADDR[6] => dram_precharge:inst18.PX_J[6]
PX_ADDR[7] => dram_act_b0:inst14.PX_J[7]
PX_ADDR[7] => dram_act_b2:inst11.PX_J[7]
PX_ADDR[7] => dram_act_b1:inst.PX_J[7]
PX_ADDR[7] => dram_act_b3:inst12.PX_J[7]
PX_ADDR[7] => dram_rd_b2:inst2.PX_J[7]
PX_ADDR[7] => dram_rd_b1:inst3.PX_J[7]
PX_ADDR[7] => dram_rd_b3:inst13.PX_J[7]
PX_ADDR[7] => dram_rd_b0:inst15.PX_J[7]
PX_ADDR[7] => dram_precharge:inst18.PX_J[7]
PX_ADDR[8] => dram_act_b0:inst14.PX_J[8]
PX_ADDR[8] => dram_act_b2:inst11.PX_J[8]
PX_ADDR[8] => dram_act_b1:inst.PX_J[8]
PX_ADDR[8] => dram_act_b3:inst12.PX_J[8]
PX_ADDR[8] => dram_rd_b2:inst2.PX_J[8]
PX_ADDR[8] => dram_rd_b1:inst3.PX_J[8]
PX_ADDR[8] => dram_rd_b3:inst13.PX_J[8]
PX_ADDR[8] => dram_rd_b0:inst15.PX_J[8]
PX_ADDR[8] => dram_precharge:inst18.PX_J[8]
PX_ADDR[9] => dram_act_b0:inst14.PX_J[9]
PX_ADDR[9] => dram_act_b2:inst11.PX_J[9]
PX_ADDR[9] => dram_act_b1:inst.PX_J[9]
PX_ADDR[9] => dram_act_b3:inst12.PX_J[9]
PX_ADDR[9] => dram_rd_b2:inst2.PX_J[9]
PX_ADDR[9] => dram_rd_b1:inst3.PX_J[9]
PX_ADDR[9] => dram_rd_b3:inst13.PX_J[9]
PX_ADDR[9] => dram_rd_b0:inst15.PX_J[9]
PX_ADDR[9] => dram_precharge:inst18.PX_J[9]
PX_ADDR[10] => dram_act_b0:inst14.PX_J[10]
PX_ADDR[10] => dram_act_b2:inst11.PX_J[10]
PX_ADDR[10] => dram_act_b1:inst.PX_J[10]
PX_ADDR[10] => dram_act_b3:inst12.PX_J[10]
PX_ADDR[10] => dram_rd_b2:inst2.PX_J[10]
PX_ADDR[10] => dram_rd_b1:inst3.PX_J[10]
PX_ADDR[10] => dram_rd_b3:inst13.PX_J[10]
PX_ADDR[10] => dram_rd_b0:inst15.PX_J[10]
PX_ADDR[10] => dram_precharge:inst18.PX_J[10]
PX_ADDR[11] => cmp10u:inst19.A[0]
PX_ADDR[11] => cmp10u:inst20.A[0]
PX_ADDR[11] => mx4_12b:inst41.I1[0]
PX_ADDR[11] => inc12:inst48.A[0]
PX_ADDR[12] => cmp10u:inst19.A[1]
PX_ADDR[12] => cmp10u:inst20.A[1]
PX_ADDR[12] => mx4_12b:inst41.I1[1]
PX_ADDR[12] => inc12:inst48.A[1]
PX_ADDR[13] => cmp10u:inst19.A[2]
PX_ADDR[13] => cmp10u:inst20.A[2]
PX_ADDR[13] => mx4_12b:inst41.I1[2]
PX_ADDR[13] => inc12:inst48.A[2]
PX_ADDR[14] => cmp10u:inst19.A[3]
PX_ADDR[14] => cmp10u:inst20.A[3]
PX_ADDR[14] => mx4_12b:inst41.I1[3]
PX_ADDR[14] => inc12:inst48.A[3]
PX_ADDR[15] => cmp10u:inst19.A[4]
PX_ADDR[15] => cmp10u:inst20.A[4]
PX_ADDR[15] => mx4_12b:inst41.I1[4]
PX_ADDR[15] => inc12:inst48.A[4]
PX_ADDR[16] => cmp10u:inst19.A[5]
PX_ADDR[16] => cmp10u:inst20.A[5]
PX_ADDR[16] => mx4_12b:inst41.I1[5]
PX_ADDR[16] => inc12:inst48.A[5]
PX_ADDR[17] => cmp10u:inst19.A[6]
PX_ADDR[17] => cmp10u:inst20.A[6]
PX_ADDR[17] => mx4_12b:inst41.I1[6]
PX_ADDR[17] => inc12:inst48.A[6]
PX_ADDR[18] => cmp10u:inst19.A[7]
PX_ADDR[18] => cmp10u:inst20.A[7]
PX_ADDR[18] => mx4_12b:inst41.I1[7]
PX_ADDR[18] => inc12:inst48.A[7]
PX_ADDR[19] => cmp10u:inst19.A[8]
PX_ADDR[19] => cmp10u:inst20.A[8]
PX_ADDR[19] => mx4_12b:inst41.I1[8]
PX_ADDR[19] => inc12:inst48.A[8]
PX_ADDR[20] => cmp10u:inst19.A[9]
PX_ADDR[20] => cmp10u:inst20.A[9]
PX_ADDR[20] => mx4_12b:inst41.I1[9]
PX_ADDR[20] => inc12:inst48.A[9]
READ <= inst33.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= inst29.DB_MAX_OUTPUT_PORT_TYPE
BA_0 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
E => inst39.IN0
E => inst44.IN0
BA_1 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= inst45[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst45[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= inst45[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= inst45[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= inst45[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= inst45[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= inst45[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= inst45[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= inst45[8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= inst45[9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= inst45[10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= inst45[11].DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst19|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_cond_va:inst21
dram_cond_va[0] <= <VCC>
dram_cond_va[1] <= <VCC>
dram_cond_va[2] <= <VCC>
dram_cond_va[3] <= <GND>
dram_cond_va[4] <= <VCC>
dram_cond_va[5] <= <GND>
dram_cond_va[6] <= <VCC>
dram_cond_va[7] <= <GND>
dram_cond_va[8] <= <GND>
dram_cond_va[9] <= <VCC>


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cmp10u:inst20|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_cond_bp:inst22
dram_cond_bp[0] <= <VCC>
dram_cond_bp[1] <= <GND>
dram_cond_bp[2] <= <GND>
dram_cond_bp[3] <= <VCC>
dram_cond_bp[4] <= <VCC>
dram_cond_bp[5] <= <GND>
dram_cond_bp[6] <= <GND>
dram_cond_bp[7] <= <VCC>
dram_cond_bp[8] <= <GND>
dram_cond_bp[9] <= <VCC>


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_act_b0:inst14
dram_act_b0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[0] => inst.IN11
PX_J[1] => inst3[1].IN0
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[3] => inst.IN6
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0
PX_J[10] => inst.IN2


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_act_b2:inst11
dram_act_b2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[0] => inst.IN11
PX_J[1] => inst3[1].IN0
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[3] => inst.IN6
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[7] => inst.IN9
PX_J[8] => inst3[8].IN0
PX_J[8] => inst.IN10
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_act_b1:inst
dram_act_b1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[0] => inst.IN11
PX_J[1] => inst3[1].IN0
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst.IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[7] => inst.IN9
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_act_b3:inst12
dram_act_b3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[0] => inst.IN11
PX_J[1] => inst3[1].IN0
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[4] => inst3[4].IN0
PX_J[4] => inst.IN5
PX_J[5] => inst3[5].IN0
PX_J[6] => inst.IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[9] => inst.IN3
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_rd_b2:inst2
dram_rd_b2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[1] => inst3[1].IN0
PX_J[1] => inst.IN7
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[3] => inst.IN6
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[7] => inst.IN9
PX_J[8] => inst3[8].IN0
PX_J[8] => inst.IN10
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_rd_b1:inst3
dram_rd_b1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[1] => inst3[1].IN0
PX_J[1] => inst.IN7
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst.IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[7] => inst.IN9
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_rd_b3:inst13
dram_rd_b3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[1] => inst3[1].IN0
PX_J[1] => inst.IN7
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[4] => inst3[4].IN0
PX_J[4] => inst.IN5
PX_J[5] => inst3[5].IN0
PX_J[6] => inst.IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[9] => inst.IN3
PX_J[10] => inst3[10].IN0


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_rd_b0:inst15
dram_rd_b0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[1] => inst3[1].IN0
PX_J[1] => inst.IN7
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[3] => inst.IN6
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0
PX_J[10] => inst.IN2


|ARP|gpu:inst|gmc:inst1|rtc:inst5|dram_precharge:inst18
dram_precharge <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_J[0] => inst3[0].IN0
PX_J[1] => inst3[1].IN0
PX_J[2] => inst3[2].IN0
PX_J[2] => inst.IN4
PX_J[3] => inst3[3].IN0
PX_J[3] => inst.IN6
PX_J[4] => inst3[4].IN0
PX_J[5] => inst3[5].IN0
PX_J[6] => inst3[6].IN0
PX_J[7] => inst3[7].IN0
PX_J[8] => inst3[8].IN0
PX_J[9] => inst3[9].IN0
PX_J[10] => inst3[10].IN0
PX_J[10] => inst.IN2


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cd4_2:inst4
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|mx4_12b:inst41
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|rtc:inst5|mx4_12b:inst41|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48
X[0] <= add_16:inst.S[0]
X[1] <= add_16:inst.S[1]
X[2] <= add_16:inst.S[2]
X[3] <= add_16:inst.S[3]
X[4] <= add_16:inst.S[4]
X[5] <= add_16:inst.S[5]
X[6] <= add_16:inst.S[6]
X[7] <= add_16:inst.S[7]
X[8] <= add_16:inst.S[8]
X[9] <= add_16:inst.S[9]
X[10] <= add_16:inst.S[10]
X[11] <= add_16:inst.S[11]
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|inc12:inst48|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|rtc:inst5|cd4_2:inst40
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst
PRECHARGE <= dram_init_precharge:inst4.dram_init_precharge
CLK => inst22.CLK
CLK => reg13_ld_clr_inc:inst.CLK
AUTO_REFRESH <= inst17.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE_REGISTER <= dram_init_ldmr:inst7.dram_init_ldmr
init_done <= inst22.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= reg13_ld_clr_inc:inst.DOUT[0]
CNT[1] <= reg13_ld_clr_inc:inst.DOUT[1]
CNT[2] <= reg13_ld_clr_inc:inst.DOUT[2]
CNT[3] <= reg13_ld_clr_inc:inst.DOUT[3]
CNT[4] <= reg13_ld_clr_inc:inst.DOUT[4]
CNT[5] <= reg13_ld_clr_inc:inst.DOUT[5]
CNT[6] <= reg13_ld_clr_inc:inst.DOUT[6]
CNT[7] <= reg13_ld_clr_inc:inst.DOUT[7]
CNT[8] <= reg13_ld_clr_inc:inst.DOUT[8]
CNT[9] <= reg13_ld_clr_inc:inst.DOUT[9]
CNT[10] <= reg13_ld_clr_inc:inst.DOUT[10]
CNT[11] <= reg13_ld_clr_inc:inst.DOUT[11]
CNT[12] <= reg13_ld_clr_inc:inst.DOUT[12]


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_init_precharge:inst4
dram_init_precharge <= inst.DB_MAX_OUTPUT_PORT_TYPE
INIT_CNT[0] => inst4[0].IN0
INIT_CNT[1] => inst4[1].IN0
INIT_CNT[2] => inst4[2].IN0
INIT_CNT[3] => inst4[3].IN0
INIT_CNT[3] => inst2.IN4
INIT_CNT[4] => inst4[4].IN0
INIT_CNT[5] => inst4[5].IN0
INIT_CNT[6] => inst4[6].IN0
INIT_CNT[7] => inst2.IN0
INIT_CNT[7] => inst4[7].IN0
INIT_CNT[8] => inst4[8].IN0
INIT_CNT[8] => inst2.IN9
INIT_CNT[9] => inst4[9].IN0
INIT_CNT[9] => inst2.IN10
INIT_CNT[10] => inst4[10].IN0
INIT_CNT[11] => inst4[11].IN0
INIT_CNT[12] => inst4[12].IN0
INIT_CNT[12] => inst2.IN8


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DOUT[10] <= reg1_ld_clr_inc:inst10.DOUT
DOUT[11] <= reg1_ld_clr_inc:inst11.DOUT
DOUT[12] <= reg1_ld_clr_inc:inst12.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
DIN[10] => reg1_ld_clr_inc:inst10.DIN
DIN[11] => reg1_ld_clr_inc:inst11.DIN
DIN[12] => reg1_ld_clr_inc:inst12.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
LD => reg1_ld_clr_inc:inst10.LD
LD => reg1_ld_clr_inc:inst11.LD
LD => reg1_ld_clr_inc:inst12.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLK => reg1_ld_clr_inc:inst10.CLK
CLK => reg1_ld_clr_inc:inst11.CLK
CLK => reg1_ld_clr_inc:inst12.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR
CLR => reg1_ld_clr_inc:inst10.CLR
CLR => reg1_ld_clr_inc:inst11.CLR
CLR => reg1_ld_clr_inc:inst12.CLR


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst10
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst11
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|reg13_ld_clr_inc:inst|reg1_ld_clr_inc:inst12
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_init_done:inst9
dram_init_done <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INIT_CNT[0] => inst4[0].IN0
INIT_CNT[1] => inst4[1].IN0
INIT_CNT[1] => inst2.IN11
INIT_CNT[2] => inst4[2].IN0
INIT_CNT[2] => inst2.IN7
INIT_CNT[3] => inst4[3].IN0
INIT_CNT[4] => inst4[4].IN0
INIT_CNT[4] => inst2.IN6
INIT_CNT[5] => inst4[5].IN0
INIT_CNT[6] => inst4[6].IN0
INIT_CNT[7] => inst2.IN0
INIT_CNT[7] => inst4[7].IN0
INIT_CNT[8] => inst4[8].IN0
INIT_CNT[8] => inst2.IN9
INIT_CNT[9] => inst4[9].IN0
INIT_CNT[9] => inst2.IN10
INIT_CNT[10] => inst4[10].IN0
INIT_CNT[11] => inst4[11].IN0
INIT_CNT[12] => inst4[12].IN0
INIT_CNT[12] => inst2.IN8


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_init_autoref1:inst5
dram_init_autoref1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
INIT_CNT[0] => inst4[0].IN0
INIT_CNT[1] => inst4[1].IN0
INIT_CNT[1] => inst2.IN11
INIT_CNT[2] => inst4[2].IN0
INIT_CNT[3] => inst4[3].IN0
INIT_CNT[3] => inst2.IN4
INIT_CNT[4] => inst4[4].IN0
INIT_CNT[5] => inst4[5].IN0
INIT_CNT[6] => inst4[6].IN0
INIT_CNT[7] => inst2.IN0
INIT_CNT[7] => inst4[7].IN0
INIT_CNT[8] => inst4[8].IN0
INIT_CNT[8] => inst2.IN9
INIT_CNT[9] => inst4[9].IN0
INIT_CNT[9] => inst2.IN10
INIT_CNT[10] => inst4[10].IN0
INIT_CNT[11] => inst4[11].IN0
INIT_CNT[12] => inst4[12].IN0
INIT_CNT[12] => inst2.IN8


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_init_autoref2:inst6
dram_init_autoref2 <= inst.DB_MAX_OUTPUT_PORT_TYPE
INIT_CNT[0] => inst4[0].IN0
INIT_CNT[1] => inst4[1].IN0
INIT_CNT[1] => inst2.IN11
INIT_CNT[2] => inst4[2].IN0
INIT_CNT[2] => inst2.IN7
INIT_CNT[3] => inst4[3].IN0
INIT_CNT[3] => inst2.IN4
INIT_CNT[4] => inst4[4].IN0
INIT_CNT[5] => inst4[5].IN0
INIT_CNT[6] => inst4[6].IN0
INIT_CNT[7] => inst2.IN0
INIT_CNT[7] => inst4[7].IN0
INIT_CNT[8] => inst4[8].IN0
INIT_CNT[8] => inst2.IN9
INIT_CNT[9] => inst4[9].IN0
INIT_CNT[9] => inst2.IN10
INIT_CNT[10] => inst4[10].IN0
INIT_CNT[11] => inst4[11].IN0
INIT_CNT[12] => inst4[12].IN0
INIT_CNT[12] => inst2.IN8


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_init_ldmr:inst7
dram_init_ldmr <= inst.DB_MAX_OUTPUT_PORT_TYPE
INIT_CNT[0] => inst4[0].IN0
INIT_CNT[1] => inst4[1].IN0
INIT_CNT[1] => inst2.IN11
INIT_CNT[2] => inst4[2].IN0
INIT_CNT[3] => inst4[3].IN0
INIT_CNT[4] => inst4[4].IN0
INIT_CNT[4] => inst2.IN6
INIT_CNT[5] => inst4[5].IN0
INIT_CNT[6] => inst4[6].IN0
INIT_CNT[7] => inst2.IN0
INIT_CNT[7] => inst4[7].IN0
INIT_CNT[8] => inst4[8].IN0
INIT_CNT[8] => inst2.IN9
INIT_CNT[9] => inst4[9].IN0
INIT_CNT[9] => inst2.IN10
INIT_CNT[10] => inst4[10].IN0
INIT_CNT[11] => inst4[11].IN0
INIT_CNT[12] => inst4[12].IN0
INIT_CNT[12] => inst2.IN8


|ARP|gpu:inst|gmc:inst1|dram_init:inst|dram_mr:inst8
MODE_REGISTER[0] <= <VCC>
MODE_REGISTER[1] <= <VCC>
MODE_REGISTER[2] <= <VCC>
MODE_REGISTER[3] <= <GND>
MODE_REGISTER[4] <= <GND>
MODE_REGISTER[5] <= <VCC>
MODE_REGISTER[6] <= <GND>
MODE_REGISTER[7] <= <GND>
MODE_REGISTER[8] <= <GND>
MODE_REGISTER[9] <= <VCC>
MODE_REGISTER[10] <= <GND>
MODE_REGISTER[11] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1
FCGMC <= inst7.DB_MAX_OUTPUT_PORT_TYPE
FCGCA => wtcb:inst.FCGCA
FCGCA => wtcb:inst2.FCGCA
FCGCA => wtcb:inst3.FCGCA
FCGCA => wtcb:inst1.FCGCA
E => wtc_addr_dc:inst8.E
PX_ADDR[0] => wtc_addr_dc:inst8.PX_ADDR[0]
PX_ADDR[1] => wtc_addr_dc:inst8.PX_ADDR[1]
PX_ADDR[2] => wtc_addr_dc:inst8.PX_ADDR[2]
PX_ADDR[3] => wtc_addr_dc:inst8.PX_ADDR[3]
PX_ADDR[4] => wtc_addr_dc:inst8.PX_ADDR[4]
PX_ADDR[5] => wtc_addr_dc:inst8.PX_ADDR[5]
PX_ADDR[6] => wtc_addr_dc:inst8.PX_ADDR[6]
PX_ADDR[7] => wtc_addr_dc:inst8.PX_ADDR[7]
PX_ADDR[8] => wtc_addr_dc:inst8.PX_ADDR[8]
PX_ADDR[9] => wtc_addr_dc:inst8.PX_ADDR[9]
PX_ADDR[10] => wtc_addr_dc:inst8.PX_ADDR[10]
PX_ADDR[11] => wtc_addr_dc:inst8.PX_ADDR[11]
PX_ADDR[11] => wtcb:inst.ROW[0]
PX_ADDR[11] => wtcb:inst2.ROW[0]
PX_ADDR[11] => wtcb:inst3.ROW[0]
PX_ADDR[11] => wtcb:inst1.ROW[0]
PX_ADDR[12] => wtc_addr_dc:inst8.PX_ADDR[12]
PX_ADDR[12] => wtcb:inst.ROW[1]
PX_ADDR[12] => wtcb:inst2.ROW[1]
PX_ADDR[12] => wtcb:inst3.ROW[1]
PX_ADDR[12] => wtcb:inst1.ROW[1]
PX_ADDR[13] => wtc_addr_dc:inst8.PX_ADDR[13]
PX_ADDR[13] => wtcb:inst.ROW[2]
PX_ADDR[13] => wtcb:inst2.ROW[2]
PX_ADDR[13] => wtcb:inst3.ROW[2]
PX_ADDR[13] => wtcb:inst1.ROW[2]
PX_ADDR[14] => wtc_addr_dc:inst8.PX_ADDR[14]
PX_ADDR[14] => wtcb:inst.ROW[3]
PX_ADDR[14] => wtcb:inst2.ROW[3]
PX_ADDR[14] => wtcb:inst3.ROW[3]
PX_ADDR[14] => wtcb:inst1.ROW[3]
PX_ADDR[15] => wtc_addr_dc:inst8.PX_ADDR[15]
PX_ADDR[15] => wtcb:inst.ROW[4]
PX_ADDR[15] => wtcb:inst2.ROW[4]
PX_ADDR[15] => wtcb:inst3.ROW[4]
PX_ADDR[15] => wtcb:inst1.ROW[4]
PX_ADDR[16] => wtc_addr_dc:inst8.PX_ADDR[16]
PX_ADDR[16] => wtcb:inst.ROW[5]
PX_ADDR[16] => wtcb:inst2.ROW[5]
PX_ADDR[16] => wtcb:inst3.ROW[5]
PX_ADDR[16] => wtcb:inst1.ROW[5]
PX_ADDR[17] => wtc_addr_dc:inst8.PX_ADDR[17]
PX_ADDR[17] => wtcb:inst.ROW[6]
PX_ADDR[17] => wtcb:inst2.ROW[6]
PX_ADDR[17] => wtcb:inst3.ROW[6]
PX_ADDR[17] => wtcb:inst1.ROW[6]
PX_ADDR[18] => wtc_addr_dc:inst8.PX_ADDR[18]
PX_ADDR[18] => wtcb:inst.ROW[7]
PX_ADDR[18] => wtcb:inst2.ROW[7]
PX_ADDR[18] => wtcb:inst3.ROW[7]
PX_ADDR[18] => wtcb:inst1.ROW[7]
PX_ADDR[19] => wtc_addr_dc:inst8.PX_ADDR[19]
PX_ADDR[19] => wtcb:inst.ROW[8]
PX_ADDR[19] => wtcb:inst2.ROW[8]
PX_ADDR[19] => wtcb:inst3.ROW[8]
PX_ADDR[19] => wtcb:inst1.ROW[8]
PX_ADDR[20] => wtc_addr_dc:inst8.PX_ADDR[20]
PX_ADDR[20] => wtcb:inst.ROW[9]
PX_ADDR[20] => wtcb:inst2.ROW[9]
PX_ADDR[20] => wtcb:inst3.ROW[9]
PX_ADDR[20] => wtcb:inst1.ROW[9]
PX_ADDR_DIF[0] => wtc_addr_dc:inst8.PX_ADDR_DIF[0]
PX_ADDR_DIF[1] => wtc_addr_dc:inst8.PX_ADDR_DIF[1]
PX_ADDR_DIF[2] => wtc_addr_dc:inst8.PX_ADDR_DIF[2]
PX_ADDR_DIF[3] => wtc_addr_dc:inst8.PX_ADDR_DIF[3]
PX_ADDR_DIF[4] => wtc_addr_dc:inst8.PX_ADDR_DIF[4]
PX_ADDR_DIF[5] => wtc_addr_dc:inst8.PX_ADDR_DIF[5]
PX_ADDR_DIF[6] => wtc_addr_dc:inst8.PX_ADDR_DIF[6]
PX_ADDR_DIF[7] => wtc_addr_dc:inst8.PX_ADDR_DIF[7]
PX_ADDR_DIF[8] => wtc_addr_dc:inst8.PX_ADDR_DIF[8]
PX_ADDR_DIF[9] => wtc_addr_dc:inst8.PX_ADDR_DIF[9]
PX_ADDR_DIF[10] => wtc_addr_dc:inst8.PX_ADDR_DIF[10]
PX_ADDR_DIF[11] => wtc_addr_dc:inst8.PX_ADDR_DIF[11]
PX_ADDR_DIF[12] => wtc_addr_dc:inst8.PX_ADDR_DIF[12]
PX_ADDR_DIF[13] => wtc_addr_dc:inst8.PX_ADDR_DIF[13]
PX_ADDR_DIF[14] => wtc_addr_dc:inst8.PX_ADDR_DIF[14]
PX_ADDR_DIF[15] => wtc_addr_dc:inst8.PX_ADDR_DIF[15]
PX_ADDR_DIF[16] => wtc_addr_dc:inst8.PX_ADDR_DIF[16]
PX_ADDR_DIF[17] => wtc_addr_dc:inst8.PX_ADDR_DIF[17]
PX_ADDR_DIF[18] => wtc_addr_dc:inst8.PX_ADDR_DIF[18]
PX_ADDR_DIF[19] => wtc_addr_dc:inst8.PX_ADDR_DIF[19]
PX_ADDR_DIF[20] => wtc_addr_dc:inst8.PX_ADDR_DIF[20]
CLK => wtcb:inst.CLK
CLK => wtcb:inst2.CLK
CLK => wtcb:inst3.CLK
CLK => wtcb:inst1.CLK
WR => wtcb:inst.WR
WR => wtcb:inst2.WR
WR => wtcb:inst3.WR
WR => wtcb:inst1.WR
BA_0 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
BA_1 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
WRITE <= inst6.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= inst4.DB_MAX_OUTPUT_PORT_TYPE
ACTIVE <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= mx4_12b:inst16.O[0]
ADDR[1] <= mx4_12b:inst16.O[1]
ADDR[2] <= mx4_12b:inst16.O[2]
ADDR[3] <= mx4_12b:inst16.O[3]
ADDR[4] <= mx4_12b:inst16.O[4]
ADDR[5] <= mx4_12b:inst16.O[5]
ADDR[6] <= mx4_12b:inst16.O[6]
ADDR[7] <= mx4_12b:inst16.O[7]
ADDR[8] <= mx4_12b:inst16.O[8]
ADDR[9] <= mx4_12b:inst16.O[9]
ADDR[10] <= mx4_12b:inst16.O[10]
ADDR[11] <= mx4_12b:inst16.O[11]
DOUT[0] <= inst12[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst12[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst12[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst12[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst12[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst12[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst12[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst12[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= inst12[8].DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= inst12[9].DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= inst12[10].DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= inst12[11].DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= inst12[12].DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= inst12[13].DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= inst12[14].DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= inst12[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[0] => inst12[0].DATAIN
DATA[1] => inst12[1].DATAIN
DATA[2] => inst12[2].DATAIN
DATA[3] => inst12[3].DATAIN
DATA[4] => inst12[4].DATAIN
DATA[5] => inst12[5].DATAIN
DATA[6] => inst12[6].DATAIN
DATA[7] => inst12[7].DATAIN
DATA[8] => inst12[8].DATAIN
DATA[9] => inst12[9].DATAIN
DATA[10] => inst12[10].DATAIN
DATA[11] => inst12[11].DATAIN
DATA[12] => inst12[12].DATAIN
DATA[13] => inst12[13].DATAIN
DATA[14] => inst12[14].DATAIN
DATA[15] => inst12[15].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst
FCGMC <= s[0].DB_MAX_OUTPUT_PORT_TYPE
CLK => reg2_ld_clr_inc:inst3.CLK
CLK => inst2.CLK
CLK => reg10_ld_clr_inc:inst.CLK
WR => inst10.IN0
FCGCA => inst7.IN1
WE => inst8.IN0
ROW[0] => cmp10u:inst9.A[0]
ROW[0] => reg10_ld_clr_inc:inst.DIN[0]
ROW[0] => mx4_12b:inst20.I0[0]
ROW[1] => cmp10u:inst9.A[1]
ROW[1] => reg10_ld_clr_inc:inst.DIN[1]
ROW[1] => mx4_12b:inst20.I0[1]
ROW[2] => cmp10u:inst9.A[2]
ROW[2] => reg10_ld_clr_inc:inst.DIN[2]
ROW[2] => mx4_12b:inst20.I0[2]
ROW[3] => cmp10u:inst9.A[3]
ROW[3] => reg10_ld_clr_inc:inst.DIN[3]
ROW[3] => mx4_12b:inst20.I0[3]
ROW[4] => cmp10u:inst9.A[4]
ROW[4] => reg10_ld_clr_inc:inst.DIN[4]
ROW[4] => mx4_12b:inst20.I0[4]
ROW[5] => cmp10u:inst9.A[5]
ROW[5] => reg10_ld_clr_inc:inst.DIN[5]
ROW[5] => mx4_12b:inst20.I0[5]
ROW[6] => cmp10u:inst9.A[6]
ROW[6] => reg10_ld_clr_inc:inst.DIN[6]
ROW[6] => mx4_12b:inst20.I0[6]
ROW[7] => cmp10u:inst9.A[7]
ROW[7] => reg10_ld_clr_inc:inst.DIN[7]
ROW[7] => mx4_12b:inst20.I0[7]
ROW[8] => cmp10u:inst9.A[8]
ROW[8] => reg10_ld_clr_inc:inst.DIN[8]
ROW[8] => mx4_12b:inst20.I0[8]
ROW[9] => cmp10u:inst9.A[9]
ROW[9] => reg10_ld_clr_inc:inst.DIN[9]
ROW[9] => mx4_12b:inst20.I0[9]
PRECHARGE <= s[1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE <= dc2_4:inst4.D2
WRITE <= s[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= inst19[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= inst19[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= inst19[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= inst19[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= inst19[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= inst19[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= inst19[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= inst19[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= inst19[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= inst19[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= inst19[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= inst19[11].DB_MAX_OUTPUT_PORT_TYPE
COL[0] => mx4_12b:inst20.I1[0]
COL[1] => mx4_12b:inst20.I1[1]
COL[2] => mx4_12b:inst20.I1[2]
COL[3] => mx4_12b:inst20.I1[3]
COL[4] => mx4_12b:inst20.I1[4]
COL[5] => mx4_12b:inst20.I1[5]
COL[6] => mx4_12b:inst20.I1[6]
COL[7] => mx4_12b:inst20.I1[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|dc2_4:inst4
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg2_ld_clr_inc:inst3
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|mx2_2b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|mx4_12b:inst20
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst|mx4_12b:inst20|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8
WE_0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[0] => cmp11u:inst1.A[0]
PX_ADDR[0] => cmp11u:inst2.A[0]
PX_ADDR[0] => cmp11u:inst3.A[0]
PX_ADDR[0] => add_16:inst16.A[0]
PX_ADDR[0] => add_16:inst17.A[0]
PX_ADDR[0] => add_16:inst18.A[0]
PX_ADDR[0] => add_16:inst20.A[0]
PX_ADDR[1] => cmp11u:inst1.A[1]
PX_ADDR[1] => cmp11u:inst2.A[1]
PX_ADDR[1] => cmp11u:inst3.A[1]
PX_ADDR[1] => add_16:inst16.A[1]
PX_ADDR[1] => add_16:inst17.A[1]
PX_ADDR[1] => add_16:inst18.A[1]
PX_ADDR[1] => add_16:inst20.A[1]
PX_ADDR[2] => cmp11u:inst1.A[2]
PX_ADDR[2] => cmp11u:inst2.A[2]
PX_ADDR[2] => cmp11u:inst3.A[2]
PX_ADDR[2] => add_16:inst16.A[2]
PX_ADDR[2] => add_16:inst17.A[2]
PX_ADDR[2] => add_16:inst18.A[2]
PX_ADDR[2] => add_16:inst20.A[2]
PX_ADDR[3] => cmp11u:inst1.A[3]
PX_ADDR[3] => cmp11u:inst2.A[3]
PX_ADDR[3] => cmp11u:inst3.A[3]
PX_ADDR[3] => add_16:inst16.A[3]
PX_ADDR[3] => add_16:inst17.A[3]
PX_ADDR[3] => add_16:inst18.A[3]
PX_ADDR[3] => add_16:inst20.A[3]
PX_ADDR[4] => cmp11u:inst1.A[4]
PX_ADDR[4] => cmp11u:inst2.A[4]
PX_ADDR[4] => cmp11u:inst3.A[4]
PX_ADDR[4] => add_16:inst16.A[4]
PX_ADDR[4] => add_16:inst17.A[4]
PX_ADDR[4] => add_16:inst18.A[4]
PX_ADDR[4] => add_16:inst20.A[4]
PX_ADDR[5] => cmp11u:inst1.A[5]
PX_ADDR[5] => cmp11u:inst2.A[5]
PX_ADDR[5] => cmp11u:inst3.A[5]
PX_ADDR[5] => add_16:inst16.A[5]
PX_ADDR[5] => add_16:inst17.A[5]
PX_ADDR[5] => add_16:inst18.A[5]
PX_ADDR[5] => add_16:inst20.A[5]
PX_ADDR[6] => cmp11u:inst1.A[6]
PX_ADDR[6] => cmp11u:inst2.A[6]
PX_ADDR[6] => cmp11u:inst3.A[6]
PX_ADDR[6] => add_16:inst16.A[6]
PX_ADDR[6] => add_16:inst17.A[6]
PX_ADDR[6] => add_16:inst18.A[6]
PX_ADDR[6] => add_16:inst20.A[6]
PX_ADDR[7] => cmp11u:inst1.A[7]
PX_ADDR[7] => cmp11u:inst2.A[7]
PX_ADDR[7] => cmp11u:inst3.A[7]
PX_ADDR[7] => add_16:inst16.A[7]
PX_ADDR[7] => add_16:inst17.A[7]
PX_ADDR[7] => add_16:inst18.A[7]
PX_ADDR[7] => add_16:inst20.A[7]
PX_ADDR[8] => cmp11u:inst1.A[8]
PX_ADDR[8] => cmp11u:inst2.A[8]
PX_ADDR[8] => cmp11u:inst3.A[8]
PX_ADDR[8] => add_16:inst16.A[8]
PX_ADDR[8] => add_16:inst17.A[8]
PX_ADDR[8] => add_16:inst18.A[8]
PX_ADDR[8] => add_16:inst20.A[8]
PX_ADDR[9] => cmp11u:inst1.A[9]
PX_ADDR[9] => cmp11u:inst2.A[9]
PX_ADDR[9] => cmp11u:inst3.A[9]
PX_ADDR[9] => add_16:inst16.A[9]
PX_ADDR[9] => add_16:inst17.A[9]
PX_ADDR[9] => add_16:inst18.A[9]
PX_ADDR[9] => add_16:inst20.A[9]
PX_ADDR[10] => cmp11u:inst1.A[10]
PX_ADDR[10] => cmp11u:inst2.A[10]
PX_ADDR[10] => cmp11u:inst3.A[10]
PX_ADDR[10] => add_16:inst16.A[10]
PX_ADDR[10] => add_16:inst17.A[10]
PX_ADDR[10] => add_16:inst18.A[10]
PX_ADDR[10] => add_16:inst20.A[10]
PX_ADDR[11] => ~NO_FANOUT~
PX_ADDR[12] => ~NO_FANOUT~
PX_ADDR[13] => ~NO_FANOUT~
PX_ADDR[14] => ~NO_FANOUT~
PX_ADDR[15] => ~NO_FANOUT~
PX_ADDR[16] => ~NO_FANOUT~
PX_ADDR[17] => ~NO_FANOUT~
PX_ADDR[18] => ~NO_FANOUT~
PX_ADDR[19] => ~NO_FANOUT~
PX_ADDR[20] => ~NO_FANOUT~
E => inst.IN1
E => inst5.IN1
E => inst12.IN1
E => inst13.IN1
PX_ADDR_DIF[0] => cmp11u:inst10.A[0]
PX_ADDR_DIF[0] => cmp11u:inst9.A[0]
PX_ADDR_DIF[1] => cmp11u:inst10.A[1]
PX_ADDR_DIF[1] => cmp11u:inst9.A[1]
PX_ADDR_DIF[2] => cmp11u:inst10.A[2]
PX_ADDR_DIF[2] => cmp11u:inst9.A[2]
PX_ADDR_DIF[3] => cmp11u:inst10.A[3]
PX_ADDR_DIF[3] => cmp11u:inst9.A[3]
PX_ADDR_DIF[4] => cmp11u:inst10.A[4]
PX_ADDR_DIF[4] => cmp11u:inst9.A[4]
PX_ADDR_DIF[5] => cmp11u:inst10.A[5]
PX_ADDR_DIF[5] => cmp11u:inst9.A[5]
PX_ADDR_DIF[6] => cmp11u:inst10.A[6]
PX_ADDR_DIF[6] => cmp11u:inst9.A[6]
PX_ADDR_DIF[7] => cmp11u:inst10.A[7]
PX_ADDR_DIF[7] => cmp11u:inst9.A[7]
PX_ADDR_DIF[8] => cmp11u:inst10.A[8]
PX_ADDR_DIF[8] => cmp11u:inst9.A[8]
PX_ADDR_DIF[9] => cmp11u:inst10.A[9]
PX_ADDR_DIF[9] => cmp11u:inst9.A[9]
PX_ADDR_DIF[10] => cmp11u:inst10.A[10]
PX_ADDR_DIF[10] => cmp11u:inst9.A[10]
PX_ADDR_DIF[11] => cmp11u:inst21.A[0]
PX_ADDR_DIF[12] => cmp11u:inst21.A[1]
PX_ADDR_DIF[13] => cmp11u:inst21.A[2]
PX_ADDR_DIF[14] => cmp11u:inst21.A[3]
PX_ADDR_DIF[15] => cmp11u:inst21.A[4]
PX_ADDR_DIF[16] => cmp11u:inst21.A[5]
PX_ADDR_DIF[17] => cmp11u:inst21.A[6]
PX_ADDR_DIF[18] => cmp11u:inst21.A[7]
PX_ADDR_DIF[19] => cmp11u:inst21.A[8]
PX_ADDR_DIF[20] => cmp11u:inst21.A[9]
WE_1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
WE_2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
WE_3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
BA_1 <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
BA_0 <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
COL_0[0] <= col0[0].DB_MAX_OUTPUT_PORT_TYPE
COL_0[1] <= col0[1].DB_MAX_OUTPUT_PORT_TYPE
COL_0[2] <= col0[2].DB_MAX_OUTPUT_PORT_TYPE
COL_0[3] <= col0[3].DB_MAX_OUTPUT_PORT_TYPE
COL_0[4] <= col0[4].DB_MAX_OUTPUT_PORT_TYPE
COL_0[5] <= col0[5].DB_MAX_OUTPUT_PORT_TYPE
COL_0[6] <= col0[6].DB_MAX_OUTPUT_PORT_TYPE
COL_0[7] <= col0[7].DB_MAX_OUTPUT_PORT_TYPE
COL_1[0] <= col1[0].DB_MAX_OUTPUT_PORT_TYPE
COL_1[1] <= col1[1].DB_MAX_OUTPUT_PORT_TYPE
COL_1[2] <= col1[2].DB_MAX_OUTPUT_PORT_TYPE
COL_1[3] <= col1[3].DB_MAX_OUTPUT_PORT_TYPE
COL_1[4] <= col1[4].DB_MAX_OUTPUT_PORT_TYPE
COL_1[5] <= col1[5].DB_MAX_OUTPUT_PORT_TYPE
COL_1[6] <= col1[6].DB_MAX_OUTPUT_PORT_TYPE
COL_1[7] <= col1[7].DB_MAX_OUTPUT_PORT_TYPE
COL_2[0] <= col2[0].DB_MAX_OUTPUT_PORT_TYPE
COL_2[1] <= col2[1].DB_MAX_OUTPUT_PORT_TYPE
COL_2[2] <= col2[2].DB_MAX_OUTPUT_PORT_TYPE
COL_2[3] <= col2[3].DB_MAX_OUTPUT_PORT_TYPE
COL_2[4] <= col2[4].DB_MAX_OUTPUT_PORT_TYPE
COL_2[5] <= col2[5].DB_MAX_OUTPUT_PORT_TYPE
COL_2[6] <= col2[6].DB_MAX_OUTPUT_PORT_TYPE
COL_2[7] <= col2[7].DB_MAX_OUTPUT_PORT_TYPE
COL_3[0] <= col3[0].DB_MAX_OUTPUT_PORT_TYPE
COL_3[1] <= col3[1].DB_MAX_OUTPUT_PORT_TYPE
COL_3[2] <= col3[2].DB_MAX_OUTPUT_PORT_TYPE
COL_3[3] <= col3[3].DB_MAX_OUTPUT_PORT_TYPE
COL_3[4] <= col3[4].DB_MAX_OUTPUT_PORT_TYPE
COL_3[5] <= col3[5].DB_MAX_OUTPUT_PORT_TYPE
COL_3[6] <= col3[6].DB_MAX_OUTPUT_PORT_TYPE
COL_3[7] <= col3[7].DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|dc2_4:inst11
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cd4_2:inst4
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst1|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_200:inst26
tc_200[0] <= <GND>
tc_200[1] <= <GND>
tc_200[2] <= <GND>
tc_200[3] <= <VCC>
tc_200[4] <= <GND>
tc_200[5] <= <GND>
tc_200[6] <= <VCC>
tc_200[7] <= <VCC>
tc_200[8] <= <GND>
tc_200[9] <= <GND>
tc_200[10] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst2|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_400:inst27
tc_400[0] <= <GND>
tc_400[1] <= <GND>
tc_400[2] <= <GND>
tc_400[3] <= <GND>
tc_400[4] <= <VCC>
tc_400[5] <= <GND>
tc_400[6] <= <GND>
tc_400[7] <= <VCC>
tc_400[8] <= <VCC>
tc_400[9] <= <GND>
tc_400[10] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst3|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_600:inst28
tc_600[0] <= <GND>
tc_600[1] <= <GND>
tc_600[2] <= <GND>
tc_600[3] <= <VCC>
tc_600[4] <= <VCC>
tc_600[5] <= <GND>
tc_600[6] <= <VCC>
tc_600[7] <= <GND>
tc_600[8] <= <GND>
tc_600[9] <= <VCC>
tc_600[10] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst10|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_1032:inst31
tc_1032[0] <= <GND>
tc_1032[1] <= <VCC>
tc_1032[2] <= <VCC>
tc_1032[3] <= <GND>
tc_1032[4] <= <GND>
tc_1032[5] <= <GND>
tc_1032[6] <= <GND>
tc_1032[7] <= <GND>
tc_1032[8] <= <GND>
tc_1032[9] <= <GND>
tc_1032[10] <= <VCC>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst21|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_600:inst30
tc_600[0] <= <GND>
tc_600[1] <= <GND>
tc_600[2] <= <GND>
tc_600[3] <= <VCC>
tc_600[4] <= <VCC>
tc_600[5] <= <GND>
tc_600[6] <= <VCC>
tc_600[7] <= <GND>
tc_600[8] <= <GND>
tc_600[9] <= <VCC>
tc_600[10] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|cmp11u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_800:inst29
tc_800[0] <= <GND>
tc_800[1] <= <GND>
tc_800[2] <= <GND>
tc_800[3] <= <GND>
tc_800[4] <= <GND>
tc_800[5] <= <VCC>
tc_800[6] <= <GND>
tc_800[7] <= <GND>
tc_800[8] <= <VCC>
tc_800[9] <= <VCC>
tc_800[10] <= <GND>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst16|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst17|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_neg200:inst32
tc_neg200[0] <= <GND>
tc_neg200[1] <= <GND>
tc_neg200[2] <= <GND>
tc_neg200[3] <= <VCC>
tc_neg200[4] <= <VCC>
tc_neg200[5] <= <VCC>
tc_neg200[6] <= <GND>
tc_neg200[7] <= <GND>
tc_neg200[8] <= <VCC>
tc_neg200[9] <= <VCC>
tc_neg200[10] <= <VCC>
tc_neg200[11] <= <VCC>
tc_neg200[12] <= <VCC>
tc_neg200[13] <= <VCC>
tc_neg200[14] <= <VCC>
tc_neg200[15] <= <VCC>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst18|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_neg400:inst33
tc_neg400[0] <= <GND>
tc_neg400[1] <= <GND>
tc_neg400[2] <= <GND>
tc_neg400[3] <= <GND>
tc_neg400[4] <= <VCC>
tc_neg400[5] <= <VCC>
tc_neg400[6] <= <VCC>
tc_neg400[7] <= <GND>
tc_neg400[8] <= <GND>
tc_neg400[9] <= <VCC>
tc_neg400[10] <= <VCC>
tc_neg400[11] <= <VCC>
tc_neg400[12] <= <VCC>
tc_neg400[13] <= <VCC>
tc_neg400[14] <= <VCC>
tc_neg400[15] <= <VCC>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|add_16:inst20|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtc_addr_dc:inst8|tc_neg600:inst34
tc_neg600[0] <= <GND>
tc_neg600[1] <= <GND>
tc_neg600[2] <= <GND>
tc_neg600[3] <= <VCC>
tc_neg600[4] <= <GND>
tc_neg600[5] <= <VCC>
tc_neg600[6] <= <GND>
tc_neg600[7] <= <VCC>
tc_neg600[8] <= <VCC>
tc_neg600[9] <= <GND>
tc_neg600[10] <= <VCC>
tc_neg600[11] <= <VCC>
tc_neg600[12] <= <VCC>
tc_neg600[13] <= <VCC>
tc_neg600[14] <= <VCC>
tc_neg600[15] <= <VCC>


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2
FCGMC <= s[0].DB_MAX_OUTPUT_PORT_TYPE
CLK => reg2_ld_clr_inc:inst3.CLK
CLK => inst2.CLK
CLK => reg10_ld_clr_inc:inst.CLK
WR => inst10.IN0
FCGCA => inst7.IN1
WE => inst8.IN0
ROW[0] => cmp10u:inst9.A[0]
ROW[0] => reg10_ld_clr_inc:inst.DIN[0]
ROW[0] => mx4_12b:inst20.I0[0]
ROW[1] => cmp10u:inst9.A[1]
ROW[1] => reg10_ld_clr_inc:inst.DIN[1]
ROW[1] => mx4_12b:inst20.I0[1]
ROW[2] => cmp10u:inst9.A[2]
ROW[2] => reg10_ld_clr_inc:inst.DIN[2]
ROW[2] => mx4_12b:inst20.I0[2]
ROW[3] => cmp10u:inst9.A[3]
ROW[3] => reg10_ld_clr_inc:inst.DIN[3]
ROW[3] => mx4_12b:inst20.I0[3]
ROW[4] => cmp10u:inst9.A[4]
ROW[4] => reg10_ld_clr_inc:inst.DIN[4]
ROW[4] => mx4_12b:inst20.I0[4]
ROW[5] => cmp10u:inst9.A[5]
ROW[5] => reg10_ld_clr_inc:inst.DIN[5]
ROW[5] => mx4_12b:inst20.I0[5]
ROW[6] => cmp10u:inst9.A[6]
ROW[6] => reg10_ld_clr_inc:inst.DIN[6]
ROW[6] => mx4_12b:inst20.I0[6]
ROW[7] => cmp10u:inst9.A[7]
ROW[7] => reg10_ld_clr_inc:inst.DIN[7]
ROW[7] => mx4_12b:inst20.I0[7]
ROW[8] => cmp10u:inst9.A[8]
ROW[8] => reg10_ld_clr_inc:inst.DIN[8]
ROW[8] => mx4_12b:inst20.I0[8]
ROW[9] => cmp10u:inst9.A[9]
ROW[9] => reg10_ld_clr_inc:inst.DIN[9]
ROW[9] => mx4_12b:inst20.I0[9]
PRECHARGE <= s[1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE <= dc2_4:inst4.D2
WRITE <= s[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= inst19[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= inst19[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= inst19[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= inst19[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= inst19[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= inst19[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= inst19[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= inst19[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= inst19[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= inst19[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= inst19[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= inst19[11].DB_MAX_OUTPUT_PORT_TYPE
COL[0] => mx4_12b:inst20.I1[0]
COL[1] => mx4_12b:inst20.I1[1]
COL[2] => mx4_12b:inst20.I1[2]
COL[3] => mx4_12b:inst20.I1[3]
COL[4] => mx4_12b:inst20.I1[4]
COL[5] => mx4_12b:inst20.I1[5]
COL[6] => mx4_12b:inst20.I1[6]
COL[7] => mx4_12b:inst20.I1[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|dc2_4:inst4
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg2_ld_clr_inc:inst3
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|mx2_2b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|mx4_12b:inst20
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst2|mx4_12b:inst20|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3
FCGMC <= s[0].DB_MAX_OUTPUT_PORT_TYPE
CLK => reg2_ld_clr_inc:inst3.CLK
CLK => inst2.CLK
CLK => reg10_ld_clr_inc:inst.CLK
WR => inst10.IN0
FCGCA => inst7.IN1
WE => inst8.IN0
ROW[0] => cmp10u:inst9.A[0]
ROW[0] => reg10_ld_clr_inc:inst.DIN[0]
ROW[0] => mx4_12b:inst20.I0[0]
ROW[1] => cmp10u:inst9.A[1]
ROW[1] => reg10_ld_clr_inc:inst.DIN[1]
ROW[1] => mx4_12b:inst20.I0[1]
ROW[2] => cmp10u:inst9.A[2]
ROW[2] => reg10_ld_clr_inc:inst.DIN[2]
ROW[2] => mx4_12b:inst20.I0[2]
ROW[3] => cmp10u:inst9.A[3]
ROW[3] => reg10_ld_clr_inc:inst.DIN[3]
ROW[3] => mx4_12b:inst20.I0[3]
ROW[4] => cmp10u:inst9.A[4]
ROW[4] => reg10_ld_clr_inc:inst.DIN[4]
ROW[4] => mx4_12b:inst20.I0[4]
ROW[5] => cmp10u:inst9.A[5]
ROW[5] => reg10_ld_clr_inc:inst.DIN[5]
ROW[5] => mx4_12b:inst20.I0[5]
ROW[6] => cmp10u:inst9.A[6]
ROW[6] => reg10_ld_clr_inc:inst.DIN[6]
ROW[6] => mx4_12b:inst20.I0[6]
ROW[7] => cmp10u:inst9.A[7]
ROW[7] => reg10_ld_clr_inc:inst.DIN[7]
ROW[7] => mx4_12b:inst20.I0[7]
ROW[8] => cmp10u:inst9.A[8]
ROW[8] => reg10_ld_clr_inc:inst.DIN[8]
ROW[8] => mx4_12b:inst20.I0[8]
ROW[9] => cmp10u:inst9.A[9]
ROW[9] => reg10_ld_clr_inc:inst.DIN[9]
ROW[9] => mx4_12b:inst20.I0[9]
PRECHARGE <= s[1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE <= dc2_4:inst4.D2
WRITE <= s[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= inst19[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= inst19[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= inst19[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= inst19[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= inst19[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= inst19[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= inst19[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= inst19[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= inst19[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= inst19[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= inst19[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= inst19[11].DB_MAX_OUTPUT_PORT_TYPE
COL[0] => mx4_12b:inst20.I1[0]
COL[1] => mx4_12b:inst20.I1[1]
COL[2] => mx4_12b:inst20.I1[2]
COL[3] => mx4_12b:inst20.I1[3]
COL[4] => mx4_12b:inst20.I1[4]
COL[5] => mx4_12b:inst20.I1[5]
COL[6] => mx4_12b:inst20.I1[6]
COL[7] => mx4_12b:inst20.I1[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|dc2_4:inst4
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg2_ld_clr_inc:inst3
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|mx2_2b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|mx4_12b:inst20
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst3|mx4_12b:inst20|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1
FCGMC <= s[0].DB_MAX_OUTPUT_PORT_TYPE
CLK => reg2_ld_clr_inc:inst3.CLK
CLK => inst2.CLK
CLK => reg10_ld_clr_inc:inst.CLK
WR => inst10.IN0
FCGCA => inst7.IN1
WE => inst8.IN0
ROW[0] => cmp10u:inst9.A[0]
ROW[0] => reg10_ld_clr_inc:inst.DIN[0]
ROW[0] => mx4_12b:inst20.I0[0]
ROW[1] => cmp10u:inst9.A[1]
ROW[1] => reg10_ld_clr_inc:inst.DIN[1]
ROW[1] => mx4_12b:inst20.I0[1]
ROW[2] => cmp10u:inst9.A[2]
ROW[2] => reg10_ld_clr_inc:inst.DIN[2]
ROW[2] => mx4_12b:inst20.I0[2]
ROW[3] => cmp10u:inst9.A[3]
ROW[3] => reg10_ld_clr_inc:inst.DIN[3]
ROW[3] => mx4_12b:inst20.I0[3]
ROW[4] => cmp10u:inst9.A[4]
ROW[4] => reg10_ld_clr_inc:inst.DIN[4]
ROW[4] => mx4_12b:inst20.I0[4]
ROW[5] => cmp10u:inst9.A[5]
ROW[5] => reg10_ld_clr_inc:inst.DIN[5]
ROW[5] => mx4_12b:inst20.I0[5]
ROW[6] => cmp10u:inst9.A[6]
ROW[6] => reg10_ld_clr_inc:inst.DIN[6]
ROW[6] => mx4_12b:inst20.I0[6]
ROW[7] => cmp10u:inst9.A[7]
ROW[7] => reg10_ld_clr_inc:inst.DIN[7]
ROW[7] => mx4_12b:inst20.I0[7]
ROW[8] => cmp10u:inst9.A[8]
ROW[8] => reg10_ld_clr_inc:inst.DIN[8]
ROW[8] => mx4_12b:inst20.I0[8]
ROW[9] => cmp10u:inst9.A[9]
ROW[9] => reg10_ld_clr_inc:inst.DIN[9]
ROW[9] => mx4_12b:inst20.I0[9]
PRECHARGE <= s[1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE <= dc2_4:inst4.D2
WRITE <= s[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= inst19[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= inst19[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= inst19[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= inst19[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= inst19[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= inst19[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= inst19[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= inst19[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= inst19[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= inst19[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= inst19[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= inst19[11].DB_MAX_OUTPUT_PORT_TYPE
COL[0] => mx4_12b:inst20.I1[0]
COL[1] => mx4_12b:inst20.I1[1]
COL[2] => mx4_12b:inst20.I1[2]
COL[3] => mx4_12b:inst20.I1[3]
COL[4] => mx4_12b:inst20.I1[4]
COL[5] => mx4_12b:inst20.I1[5]
COL[6] => mx4_12b:inst20.I1[6]
COL[7] => mx4_12b:inst20.I1[7]


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|dc2_4:inst4
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg2_ld_clr_inc:inst3
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg2_ld_clr_inc:inst3|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9
G <= cmp16:inst.G1
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
E <= cmp16:inst.E1
L <= cmp16:inst.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|cmp10u:inst9|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|reg10_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|mx2_2b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|mx4_12b:inst20
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|wtcb:inst1|mx4_12b:inst20|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|wtc:inst1|mx4_12b:inst16
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|wtc:inst1|mx4_12b:inst16|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_inst_dc:inst10
DRAM_WE_N <= DRAM_WE.DB_MAX_OUTPUT_PORT_TYPE
loadmr => cd8_3:inst2.D0
init_done => inst5.IN0
init_done => inst1.IN0
init_done => inst7.IN0
init_done => inst12.IN0
init_done => inst11.IN0
init_done => inst4.IN0
init_done => inst10.IN1
precharge_read => inst5.IN1
precharge_write => inst1.IN1
precharge_init => inst.IN1
autorefresh => cd8_3:inst2.D2
active_write => inst12.IN1
active_read => inst11.IN1
write => inst4.IN1
read => inst10.IN0
DRAM_CAS_N <= DRAM_CAS.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_inst_dc:inst10|cd8_3:inst2
V <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O[0] <= mx2_2b:inst3.O[0]
O[1] <= mx2_2b:inst3.O[1]
O[2] <= cd4_2:inst1.V
D4 => cd4_2:inst1.D0
D5 => cd4_2:inst1.D1
D6 => cd4_2:inst1.D2
D7 => cd4_2:inst1.D3
D0 => cd4_2:inst.D0
D1 => cd4_2:inst.D1
D2 => cd4_2:inst.D2
D3 => cd4_2:inst.D3


|ARP|gpu:inst|gmc:inst1|dram_inst_dc:inst10|cd8_3:inst2|cd4_2:inst1
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|dram_inst_dc:inst10|cd8_3:inst2|mx2_2b:inst3
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gmc:inst1|dram_inst_dc:inst10|cd8_3:inst2|cd4_2:inst
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|mx4_12b:inst6
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN


|ARP|gpu:inst|gmc:inst1|mx4_12b:inst6|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gmc:inst1|cd4_2:inst2
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|bif:inst2
BCLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CLK => BCLK.DATAIN
CLK => reg16_ld_clr:inst5.CLK
CLK => reg32_ld_clr:coord0_r.CLK
CLK => reg32_ld_clr:coord1_r.CLK
CLK => reg8_ld_clr:inst2.CLK
CLK => reg32d2:inst1.CLK
CLK => inst16.CLK
CLK => inst15.CLK
CLK => reg32_ld_clr:spr0_r.CLK
CLK => reg32_ld_clr:spr1_r.CLK
color[0] <= reg16_ld_clr:inst5.DOUT[0]
color[1] <= reg16_ld_clr:inst5.DOUT[1]
color[2] <= reg16_ld_clr:inst5.DOUT[2]
color[3] <= reg16_ld_clr:inst5.DOUT[3]
color[4] <= reg16_ld_clr:inst5.DOUT[4]
color[5] <= reg16_ld_clr:inst5.DOUT[5]
color[6] <= reg16_ld_clr:inst5.DOUT[6]
color[7] <= reg16_ld_clr:inst5.DOUT[7]
color[8] <= reg16_ld_clr:inst5.DOUT[8]
color[9] <= reg16_ld_clr:inst5.DOUT[9]
color[10] <= reg16_ld_clr:inst5.DOUT[10]
color[11] <= reg16_ld_clr:inst5.DOUT[11]
color[12] <= reg16_ld_clr:inst5.DOUT[12]
color[13] <= reg16_ld_clr:inst5.DOUT[13]
color[14] <= reg16_ld_clr:inst5.DOUT[14]
color[15] <= reg16_ld_clr:inst5.DOUT[15]
WR => inst12.IN0
ABUS[0] => ~NO_FANOUT~
ABUS[1] => ~NO_FANOUT~
ABUS[2] => dc3_8:inst.A[0]
ABUS[3] => dc3_8:inst.A[1]
ABUS[4] => dc3_8:inst.A[2]
ABUS[5] => ~NO_FANOUT~
ABUS[6] => ~NO_FANOUT~
ABUS[7] => ~NO_FANOUT~
ABUS[8] => ~NO_FANOUT~
ABUS[9] => ~NO_FANOUT~
ABUS[10] => ~NO_FANOUT~
ABUS[11] => ~NO_FANOUT~
ABUS[12] => ~NO_FANOUT~
ABUS[13] => ~NO_FANOUT~
ABUS[14] => ~NO_FANOUT~
ABUS[15] => ~NO_FANOUT~
ABUS[16] => ~NO_FANOUT~
ABUS[17] => ~NO_FANOUT~
ABUS[18] => ~NO_FANOUT~
ABUS[19] => ~NO_FANOUT~
ABUS[20] => ~NO_FANOUT~
ABUS[21] => ~NO_FANOUT~
ABUS[22] => ~NO_FANOUT~
ABUS[23] => ~NO_FANOUT~
ABUS[24] => ~NO_FANOUT~
ABUS[25] => ~NO_FANOUT~
ABUS[26] => ~NO_FANOUT~
ABUS[27] => ~NO_FANOUT~
ABUS[28] => ~NO_FANOUT~
ABUS[29] => ~NO_FANOUT~
ABUS[30] => inst13.IN0
ABUS[31] => inst17.IN0
DBUS[0] <> inst10[0]
DBUS[1] <> inst10[1]
DBUS[2] <> inst10[2]
DBUS[3] <> inst10[3]
DBUS[4] <> inst10[4]
DBUS[5] <> inst10[5]
DBUS[6] <> inst10[6]
DBUS[7] <> inst10[7]
DBUS[8] <> inst10[8]
DBUS[9] <> inst10[9]
DBUS[10] <> inst10[10]
DBUS[11] <> inst10[11]
DBUS[12] <> inst10[12]
DBUS[13] <> inst10[13]
DBUS[14] <> inst10[14]
DBUS[15] <> inst10[15]
DBUS[16] <> inst10[16]
DBUS[17] <> inst10[17]
DBUS[18] <> inst10[18]
DBUS[19] <> inst10[19]
DBUS[20] <> inst10[20]
DBUS[21] <> inst10[21]
DBUS[22] <> inst10[22]
DBUS[23] <> inst10[23]
DBUS[24] <> inst10[24]
DBUS[25] <> inst10[25]
DBUS[26] <> inst10[26]
DBUS[27] <> inst10[27]
DBUS[28] <> inst10[28]
DBUS[29] <> inst10[29]
DBUS[30] <> inst10[30]
DBUS[31] <> inst10[31]
coord0[0] <= reg32_ld_clr:coord0_r.DOUT[0]
coord0[1] <= reg32_ld_clr:coord0_r.DOUT[1]
coord0[2] <= reg32_ld_clr:coord0_r.DOUT[2]
coord0[3] <= reg32_ld_clr:coord0_r.DOUT[3]
coord0[4] <= reg32_ld_clr:coord0_r.DOUT[4]
coord0[5] <= reg32_ld_clr:coord0_r.DOUT[5]
coord0[6] <= reg32_ld_clr:coord0_r.DOUT[6]
coord0[7] <= reg32_ld_clr:coord0_r.DOUT[7]
coord0[8] <= reg32_ld_clr:coord0_r.DOUT[8]
coord0[9] <= reg32_ld_clr:coord0_r.DOUT[9]
coord0[10] <= reg32_ld_clr:coord0_r.DOUT[10]
coord0[11] <= reg32_ld_clr:coord0_r.DOUT[11]
coord0[12] <= reg32_ld_clr:coord0_r.DOUT[12]
coord0[13] <= reg32_ld_clr:coord0_r.DOUT[13]
coord0[14] <= reg32_ld_clr:coord0_r.DOUT[14]
coord0[15] <= reg32_ld_clr:coord0_r.DOUT[15]
coord0[16] <= reg32_ld_clr:coord0_r.DOUT[16]
coord0[17] <= reg32_ld_clr:coord0_r.DOUT[17]
coord0[18] <= reg32_ld_clr:coord0_r.DOUT[18]
coord0[19] <= reg32_ld_clr:coord0_r.DOUT[19]
coord0[20] <= reg32_ld_clr:coord0_r.DOUT[20]
coord0[21] <= reg32_ld_clr:coord0_r.DOUT[21]
coord0[22] <= reg32_ld_clr:coord0_r.DOUT[22]
coord0[23] <= reg32_ld_clr:coord0_r.DOUT[23]
coord0[24] <= reg32_ld_clr:coord0_r.DOUT[24]
coord0[25] <= reg32_ld_clr:coord0_r.DOUT[25]
coord0[26] <= reg32_ld_clr:coord0_r.DOUT[26]
coord0[27] <= reg32_ld_clr:coord0_r.DOUT[27]
coord0[28] <= reg32_ld_clr:coord0_r.DOUT[28]
coord0[29] <= reg32_ld_clr:coord0_r.DOUT[29]
coord0[30] <= reg32_ld_clr:coord0_r.DOUT[30]
coord0[31] <= reg32_ld_clr:coord0_r.DOUT[31]
coord1[0] <= reg32_ld_clr:coord1_r.DOUT[0]
coord1[1] <= reg32_ld_clr:coord1_r.DOUT[1]
coord1[2] <= reg32_ld_clr:coord1_r.DOUT[2]
coord1[3] <= reg32_ld_clr:coord1_r.DOUT[3]
coord1[4] <= reg32_ld_clr:coord1_r.DOUT[4]
coord1[5] <= reg32_ld_clr:coord1_r.DOUT[5]
coord1[6] <= reg32_ld_clr:coord1_r.DOUT[6]
coord1[7] <= reg32_ld_clr:coord1_r.DOUT[7]
coord1[8] <= reg32_ld_clr:coord1_r.DOUT[8]
coord1[9] <= reg32_ld_clr:coord1_r.DOUT[9]
coord1[10] <= reg32_ld_clr:coord1_r.DOUT[10]
coord1[11] <= reg32_ld_clr:coord1_r.DOUT[11]
coord1[12] <= reg32_ld_clr:coord1_r.DOUT[12]
coord1[13] <= reg32_ld_clr:coord1_r.DOUT[13]
coord1[14] <= reg32_ld_clr:coord1_r.DOUT[14]
coord1[15] <= reg32_ld_clr:coord1_r.DOUT[15]
coord1[16] <= reg32_ld_clr:coord1_r.DOUT[16]
coord1[17] <= reg32_ld_clr:coord1_r.DOUT[17]
coord1[18] <= reg32_ld_clr:coord1_r.DOUT[18]
coord1[19] <= reg32_ld_clr:coord1_r.DOUT[19]
coord1[20] <= reg32_ld_clr:coord1_r.DOUT[20]
coord1[21] <= reg32_ld_clr:coord1_r.DOUT[21]
coord1[22] <= reg32_ld_clr:coord1_r.DOUT[22]
coord1[23] <= reg32_ld_clr:coord1_r.DOUT[23]
coord1[24] <= reg32_ld_clr:coord1_r.DOUT[24]
coord1[25] <= reg32_ld_clr:coord1_r.DOUT[25]
coord1[26] <= reg32_ld_clr:coord1_r.DOUT[26]
coord1[27] <= reg32_ld_clr:coord1_r.DOUT[27]
coord1[28] <= reg32_ld_clr:coord1_r.DOUT[28]
coord1[29] <= reg32_ld_clr:coord1_r.DOUT[29]
coord1[30] <= reg32_ld_clr:coord1_r.DOUT[30]
coord1[31] <= reg32_ld_clr:coord1_r.DOUT[31]
csr[0] <= reg8_ld_clr:inst2.DOUT[0]
csr[1] <= reg8_ld_clr:inst2.DOUT[1]
csr[2] <= reg8_ld_clr:inst2.DOUT[2]
csr[3] <= reg8_ld_clr:inst2.DOUT[3]
csr[4] <= reg8_ld_clr:inst2.DOUT[4]
csr[5] <= reg8_ld_clr:inst2.DOUT[5]
csr[6] <= reg8_ld_clr:inst2.DOUT[6]
csr[7] <= reg8_ld_clr:inst2.DOUT[7]
ld_csr => mx2_8b:inst4.S
ncsr[0] => mx2_8b:inst4.I1[0]
ncsr[1] => mx2_8b:inst4.I1[1]
ncsr[2] => mx2_8b:inst4.I1[2]
ncsr[3] => mx2_8b:inst4.I1[3]
ncsr[4] => mx2_8b:inst4.I1[4]
ncsr[5] => mx2_8b:inst4.I1[5]
ncsr[6] => mx2_8b:inst4.I1[6]
ncsr[7] => mx2_8b:inst4.I1[7]
RD => inst14.IN0
spr0[0] <= reg32_ld_clr:spr0_r.DOUT[0]
spr0[1] <= reg32_ld_clr:spr0_r.DOUT[1]
spr0[2] <= reg32_ld_clr:spr0_r.DOUT[2]
spr0[3] <= reg32_ld_clr:spr0_r.DOUT[3]
spr0[4] <= reg32_ld_clr:spr0_r.DOUT[4]
spr0[5] <= reg32_ld_clr:spr0_r.DOUT[5]
spr0[6] <= reg32_ld_clr:spr0_r.DOUT[6]
spr0[7] <= reg32_ld_clr:spr0_r.DOUT[7]
spr0[8] <= reg32_ld_clr:spr0_r.DOUT[8]
spr0[9] <= reg32_ld_clr:spr0_r.DOUT[9]
spr0[10] <= reg32_ld_clr:spr0_r.DOUT[10]
spr0[11] <= reg32_ld_clr:spr0_r.DOUT[11]
spr0[12] <= reg32_ld_clr:spr0_r.DOUT[12]
spr0[13] <= reg32_ld_clr:spr0_r.DOUT[13]
spr0[14] <= reg32_ld_clr:spr0_r.DOUT[14]
spr0[15] <= reg32_ld_clr:spr0_r.DOUT[15]
spr0[16] <= reg32_ld_clr:spr0_r.DOUT[16]
spr0[17] <= reg32_ld_clr:spr0_r.DOUT[17]
spr0[18] <= reg32_ld_clr:spr0_r.DOUT[18]
spr0[19] <= reg32_ld_clr:spr0_r.DOUT[19]
spr0[20] <= reg32_ld_clr:spr0_r.DOUT[20]
spr0[21] <= reg32_ld_clr:spr0_r.DOUT[21]
spr0[22] <= reg32_ld_clr:spr0_r.DOUT[22]
spr0[23] <= reg32_ld_clr:spr0_r.DOUT[23]
spr0[24] <= reg32_ld_clr:spr0_r.DOUT[24]
spr0[25] <= reg32_ld_clr:spr0_r.DOUT[25]
spr0[26] <= reg32_ld_clr:spr0_r.DOUT[26]
spr0[27] <= reg32_ld_clr:spr0_r.DOUT[27]
spr0[28] <= reg32_ld_clr:spr0_r.DOUT[28]
spr0[29] <= reg32_ld_clr:spr0_r.DOUT[29]
spr0[30] <= reg32_ld_clr:spr0_r.DOUT[30]
spr0[31] <= reg32_ld_clr:spr0_r.DOUT[31]
spr1[0] <= reg32_ld_clr:spr1_r.DOUT[0]
spr1[1] <= reg32_ld_clr:spr1_r.DOUT[1]
spr1[2] <= reg32_ld_clr:spr1_r.DOUT[2]
spr1[3] <= reg32_ld_clr:spr1_r.DOUT[3]
spr1[4] <= reg32_ld_clr:spr1_r.DOUT[4]
spr1[5] <= reg32_ld_clr:spr1_r.DOUT[5]
spr1[6] <= reg32_ld_clr:spr1_r.DOUT[6]
spr1[7] <= reg32_ld_clr:spr1_r.DOUT[7]
spr1[8] <= reg32_ld_clr:spr1_r.DOUT[8]
spr1[9] <= reg32_ld_clr:spr1_r.DOUT[9]
spr1[10] <= reg32_ld_clr:spr1_r.DOUT[10]
spr1[11] <= reg32_ld_clr:spr1_r.DOUT[11]
spr1[12] <= reg32_ld_clr:spr1_r.DOUT[12]
spr1[13] <= reg32_ld_clr:spr1_r.DOUT[13]
spr1[14] <= reg32_ld_clr:spr1_r.DOUT[14]
spr1[15] <= reg32_ld_clr:spr1_r.DOUT[15]
spr1[16] <= reg32_ld_clr:spr1_r.DOUT[16]
spr1[17] <= reg32_ld_clr:spr1_r.DOUT[17]
spr1[18] <= reg32_ld_clr:spr1_r.DOUT[18]
spr1[19] <= reg32_ld_clr:spr1_r.DOUT[19]
spr1[20] <= reg32_ld_clr:spr1_r.DOUT[20]
spr1[21] <= reg32_ld_clr:spr1_r.DOUT[21]
spr1[22] <= reg32_ld_clr:spr1_r.DOUT[22]
spr1[23] <= reg32_ld_clr:spr1_r.DOUT[23]
spr1[24] <= reg32_ld_clr:spr1_r.DOUT[24]
spr1[25] <= reg32_ld_clr:spr1_r.DOUT[25]
spr1[26] <= reg32_ld_clr:spr1_r.DOUT[26]
spr1[27] <= reg32_ld_clr:spr1_r.DOUT[27]
spr1[28] <= reg32_ld_clr:spr1_r.DOUT[28]
spr1[29] <= reg32_ld_clr:spr1_r.DOUT[29]
spr1[30] <= reg32_ld_clr:spr1_r.DOUT[30]
spr1[31] <= reg32_ld_clr:spr1_r.DOUT[31]


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg16_ld_clr:inst5|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|gpu:inst|bif:inst2|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|bif:inst2|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:coord1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg8_ld_clr:inst2|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|mx2_8b:inst4
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
S => inst3.IN0
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1
DOUT[0] <= reg16d:inst2.DOUT[0]
DOUT[1] <= reg16d:inst2.DOUT[1]
DOUT[2] <= reg16d:inst2.DOUT[2]
DOUT[3] <= reg16d:inst2.DOUT[3]
DOUT[4] <= reg16d:inst2.DOUT[4]
DOUT[5] <= reg16d:inst2.DOUT[5]
DOUT[6] <= reg16d:inst2.DOUT[6]
DOUT[7] <= reg16d:inst2.DOUT[7]
DOUT[8] <= reg16d:inst2.DOUT[8]
DOUT[9] <= reg16d:inst2.DOUT[9]
DOUT[10] <= reg16d:inst2.DOUT[10]
DOUT[11] <= reg16d:inst2.DOUT[11]
DOUT[12] <= reg16d:inst2.DOUT[12]
DOUT[13] <= reg16d:inst2.DOUT[13]
DOUT[14] <= reg16d:inst2.DOUT[14]
DOUT[15] <= reg16d:inst2.DOUT[15]
DOUT[16] <= reg16d:inst3.DOUT[0]
DOUT[17] <= reg16d:inst3.DOUT[1]
DOUT[18] <= reg16d:inst3.DOUT[2]
DOUT[19] <= reg16d:inst3.DOUT[3]
DOUT[20] <= reg16d:inst3.DOUT[4]
DOUT[21] <= reg16d:inst3.DOUT[5]
DOUT[22] <= reg16d:inst3.DOUT[6]
DOUT[23] <= reg16d:inst3.DOUT[7]
DOUT[24] <= reg16d:inst3.DOUT[8]
DOUT[25] <= reg16d:inst3.DOUT[9]
DOUT[26] <= reg16d:inst3.DOUT[10]
DOUT[27] <= reg16d:inst3.DOUT[11]
DOUT[28] <= reg16d:inst3.DOUT[12]
DOUT[29] <= reg16d:inst3.DOUT[13]
DOUT[30] <= reg16d:inst3.DOUT[14]
DOUT[31] <= reg16d:inst3.DOUT[15]
CLK => reg16d:inst2.CLK
CLK => reg16d:inst.CLK
CLK => reg16d:inst3.CLK
CLK => reg16d:inst1.CLK
DIN[0] => reg16d:inst.DIN[0]
DIN[1] => reg16d:inst.DIN[1]
DIN[2] => reg16d:inst.DIN[2]
DIN[3] => reg16d:inst.DIN[3]
DIN[4] => reg16d:inst.DIN[4]
DIN[5] => reg16d:inst.DIN[5]
DIN[6] => reg16d:inst.DIN[6]
DIN[7] => reg16d:inst.DIN[7]
DIN[8] => reg16d:inst.DIN[8]
DIN[9] => reg16d:inst.DIN[9]
DIN[10] => reg16d:inst.DIN[10]
DIN[11] => reg16d:inst.DIN[11]
DIN[12] => reg16d:inst.DIN[12]
DIN[13] => reg16d:inst.DIN[13]
DIN[14] => reg16d:inst.DIN[14]
DIN[15] => reg16d:inst.DIN[15]
DIN[16] => reg16d:inst1.DIN[0]
DIN[17] => reg16d:inst1.DIN[1]
DIN[18] => reg16d:inst1.DIN[2]
DIN[19] => reg16d:inst1.DIN[3]
DIN[20] => reg16d:inst1.DIN[4]
DIN[21] => reg16d:inst1.DIN[5]
DIN[22] => reg16d:inst1.DIN[6]
DIN[23] => reg16d:inst1.DIN[7]
DIN[24] => reg16d:inst1.DIN[8]
DIN[25] => reg16d:inst1.DIN[9]
DIN[26] => reg16d:inst1.DIN[10]
DIN[27] => reg16d:inst1.DIN[11]
DIN[28] => reg16d:inst1.DIN[12]
DIN[29] => reg16d:inst1.DIN[13]
DIN[30] => reg16d:inst1.DIN[14]
DIN[31] => reg16d:inst1.DIN[15]


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst2
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst2|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst2|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst3
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst3|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst3|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst1
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst1|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32d2:inst1|reg16d:inst1|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr0_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|bif:inst2|reg32_ld_clr:spr1_r|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|gpu:inst|gca:inst4
ld_csr <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLK => reg2_ld_clr_inc:inst2.CLK
CLK => reg2_ld_clr_inc:inst16.CLK
csr[0] => inst[0].IN1
csr[1] => inst13.IN0
csr[1] => inst[1].IN1
csr[2] => inst[2].IN1
csr[3] => inst[3].IN1
csr[4] => inst13.IN1
csr[4] => inst[4].IN1
csr[5] => inst[5].IN1
csr[6] => inst[6].IN1
csr[7] => inst[7].IN1
FCGMC => inst11.IN0
FCGCA <= inst14.DB_MAX_OUTPUT_PORT_TYPE
WR <= inst19.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] <= inst8[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= inst8[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= inst8[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= inst8[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= inst8[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= inst8[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= inst8[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= inst8[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= inst8[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= inst8[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= inst8[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= inst8[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= inst8[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= inst8[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= inst8[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= inst8[15].DB_MAX_OUTPUT_PORT_TYPE
color[0] => inst8[0].DATAIN
color[1] => inst8[1].DATAIN
color[2] => inst8[2].DATAIN
color[3] => inst8[3].DATAIN
color[4] => inst8[4].DATAIN
color[5] => inst8[5].DATAIN
color[6] => inst8[6].DATAIN
color[7] => inst8[7].DATAIN
color[8] => inst8[8].DATAIN
color[9] => inst8[9].DATAIN
color[10] => inst8[10].DATAIN
color[11] => inst8[11].DATAIN
color[12] => inst8[12].DATAIN
color[13] => inst8[13].DATAIN
color[14] => inst8[14].DATAIN
color[15] => inst8[15].DATAIN
ncsr[0] <= mx2_8b:inst4.O[0]
ncsr[1] <= mx2_8b:inst4.O[1]
ncsr[2] <= mx2_8b:inst4.O[2]
ncsr[3] <= mx2_8b:inst4.O[3]
ncsr[4] <= mx2_8b:inst4.O[4]
ncsr[5] <= mx2_8b:inst4.O[5]
ncsr[6] <= mx2_8b:inst4.O[6]
ncsr[7] <= mx2_8b:inst4.O[7]
PX_ADDR[0] <= pxaddr[0].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[1] <= pxaddr[1].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[2] <= pxaddr[2].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[3] <= pxaddr[3].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[4] <= pxaddr[4].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[5] <= pxaddr[5].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[6] <= pxaddr[6].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[7] <= pxaddr[7].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[8] <= pxaddr[8].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[9] <= pxaddr[9].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[10] <= pxaddr[10].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[11] <= pxaddr[11].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[12] <= pxaddr[12].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[13] <= pxaddr[13].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[14] <= pxaddr[14].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[15] <= pxaddr[15].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[16] <= pxaddr[16].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[17] <= pxaddr[17].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[18] <= pxaddr[18].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[19] <= pxaddr[19].DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[20] <= pxaddr[20].DB_MAX_OUTPUT_PORT_TYPE
coord0[0] => mx4_32b:inst23.I0[0]
coord0[1] => mx4_32b:inst23.I0[1]
coord0[2] => mx4_32b:inst23.I0[2]
coord0[3] => mx4_32b:inst23.I0[3]
coord0[4] => mx4_32b:inst23.I0[4]
coord0[5] => mx4_32b:inst23.I0[5]
coord0[6] => mx4_32b:inst23.I0[6]
coord0[7] => mx4_32b:inst23.I0[7]
coord0[8] => mx4_32b:inst23.I0[8]
coord0[9] => mx4_32b:inst23.I0[9]
coord0[10] => mx4_32b:inst23.I0[10]
coord0[11] => mx4_32b:inst23.I0[11]
coord0[12] => mx4_32b:inst23.I0[12]
coord0[13] => mx4_32b:inst23.I0[13]
coord0[14] => mx4_32b:inst23.I0[14]
coord0[15] => mx4_32b:inst23.I0[15]
coord0[16] => mx4_32b:inst23.I0[16]
coord0[17] => mx4_32b:inst23.I0[17]
coord0[18] => mx4_32b:inst23.I0[18]
coord0[19] => mx4_32b:inst23.I0[19]
coord0[20] => mx4_32b:inst23.I0[20]
coord0[21] => mx4_32b:inst23.I0[21]
coord0[22] => mx4_32b:inst23.I0[22]
coord0[23] => mx4_32b:inst23.I0[23]
coord0[24] => mx4_32b:inst23.I0[24]
coord0[25] => mx4_32b:inst23.I0[25]
coord0[26] => mx4_32b:inst23.I0[26]
coord0[27] => mx4_32b:inst23.I0[27]
coord0[28] => mx4_32b:inst23.I0[28]
coord0[29] => mx4_32b:inst23.I0[29]
coord0[30] => mx4_32b:inst23.I0[30]
coord0[31] => mx4_32b:inst23.I0[31]
coord1[0] => ~NO_FANOUT~
coord1[1] => ~NO_FANOUT~
coord1[2] => ~NO_FANOUT~
coord1[3] => ~NO_FANOUT~
coord1[4] => ~NO_FANOUT~
coord1[5] => ~NO_FANOUT~
coord1[6] => ~NO_FANOUT~
coord1[7] => ~NO_FANOUT~
coord1[8] => ~NO_FANOUT~
coord1[9] => ~NO_FANOUT~
coord1[10] => ~NO_FANOUT~
coord1[11] => ~NO_FANOUT~
coord1[12] => ~NO_FANOUT~
coord1[13] => ~NO_FANOUT~
coord1[14] => ~NO_FANOUT~
coord1[15] => ~NO_FANOUT~
coord1[16] => ~NO_FANOUT~
coord1[17] => ~NO_FANOUT~
coord1[18] => ~NO_FANOUT~
coord1[19] => ~NO_FANOUT~
coord1[20] => ~NO_FANOUT~
coord1[21] => ~NO_FANOUT~
coord1[22] => ~NO_FANOUT~
coord1[23] => ~NO_FANOUT~
coord1[24] => ~NO_FANOUT~
coord1[25] => ~NO_FANOUT~
coord1[26] => ~NO_FANOUT~
coord1[27] => ~NO_FANOUT~
coord1[28] => ~NO_FANOUT~
coord1[29] => ~NO_FANOUT~
coord1[30] => ~NO_FANOUT~
coord1[31] => ~NO_FANOUT~
spr0[0] => ~NO_FANOUT~
spr0[1] => ~NO_FANOUT~
spr0[2] => ~NO_FANOUT~
spr0[3] => ~NO_FANOUT~
spr0[4] => ~NO_FANOUT~
spr0[5] => ~NO_FANOUT~
spr0[6] => ~NO_FANOUT~
spr0[7] => ~NO_FANOUT~
spr0[8] => ~NO_FANOUT~
spr0[9] => ~NO_FANOUT~
spr0[10] => ~NO_FANOUT~
spr0[11] => ~NO_FANOUT~
spr0[12] => ~NO_FANOUT~
spr0[13] => ~NO_FANOUT~
spr0[14] => ~NO_FANOUT~
spr0[15] => ~NO_FANOUT~
spr0[16] => ~NO_FANOUT~
spr0[17] => ~NO_FANOUT~
spr0[18] => ~NO_FANOUT~
spr0[19] => ~NO_FANOUT~
spr0[20] => ~NO_FANOUT~
spr0[21] => ~NO_FANOUT~
spr0[22] => ~NO_FANOUT~
spr0[23] => ~NO_FANOUT~
spr0[24] => ~NO_FANOUT~
spr0[25] => ~NO_FANOUT~
spr0[26] => ~NO_FANOUT~
spr0[27] => ~NO_FANOUT~
spr0[28] => ~NO_FANOUT~
spr0[29] => ~NO_FANOUT~
spr0[30] => ~NO_FANOUT~
spr0[31] => ~NO_FANOUT~
spr1[0] => ~NO_FANOUT~
spr1[1] => ~NO_FANOUT~
spr1[2] => ~NO_FANOUT~
spr1[3] => ~NO_FANOUT~
spr1[4] => ~NO_FANOUT~
spr1[5] => ~NO_FANOUT~
spr1[6] => ~NO_FANOUT~
spr1[7] => ~NO_FANOUT~
spr1[8] => ~NO_FANOUT~
spr1[9] => ~NO_FANOUT~
spr1[10] => ~NO_FANOUT~
spr1[11] => ~NO_FANOUT~
spr1[12] => ~NO_FANOUT~
spr1[13] => ~NO_FANOUT~
spr1[14] => ~NO_FANOUT~
spr1[15] => ~NO_FANOUT~
spr1[16] => ~NO_FANOUT~
spr1[17] => ~NO_FANOUT~
spr1[18] => ~NO_FANOUT~
spr1[19] => ~NO_FANOUT~
spr1[20] => ~NO_FANOUT~
spr1[21] => ~NO_FANOUT~
spr1[22] => ~NO_FANOUT~
spr1[23] => ~NO_FANOUT~
spr1[24] => ~NO_FANOUT~
spr1[25] => ~NO_FANOUT~
spr1[26] => ~NO_FANOUT~
spr1[27] => ~NO_FANOUT~
spr1[28] => ~NO_FANOUT~
spr1[29] => ~NO_FANOUT~
spr1[30] => ~NO_FANOUT~
spr1[31] => ~NO_FANOUT~


|ARP|gpu:inst|gca:inst4|dc2_4:inst3
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst2
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst2|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst2|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|mx2_2b:inst12
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|gca:inst4|mx2_8b:inst4
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
S => inst3.IN0
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN


|ARP|gpu:inst|gca:inst4|mx4_32b:inst23
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|gpu:inst|gca:inst4|mx4_32b:inst23|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|cd4_2:inst21
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|dc2_4:inst15
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst16
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst16|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|reg2_ld_clr_inc:inst16|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|gca:inst4|mx2_2b:inst17
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|gpu:inst|dif:inst
VGA_VS <= inst16.DB_MAX_OUTPUT_PORT_TYPE
PX_ADDR[0] <= reg11_ld_clr_inc:inst.DOUT[0]
PX_ADDR[1] <= reg11_ld_clr_inc:inst.DOUT[1]
PX_ADDR[2] <= reg11_ld_clr_inc:inst.DOUT[2]
PX_ADDR[3] <= reg11_ld_clr_inc:inst.DOUT[3]
PX_ADDR[4] <= reg11_ld_clr_inc:inst.DOUT[4]
PX_ADDR[5] <= reg11_ld_clr_inc:inst.DOUT[5]
PX_ADDR[6] <= reg11_ld_clr_inc:inst.DOUT[6]
PX_ADDR[7] <= reg11_ld_clr_inc:inst.DOUT[7]
PX_ADDR[8] <= reg11_ld_clr_inc:inst.DOUT[8]
PX_ADDR[9] <= reg11_ld_clr_inc:inst.DOUT[9]
PX_ADDR[10] <= reg11_ld_clr_inc:inst.DOUT[10]
PX_ADDR[11] <= reg10_ld_clr_inc:inst2.DOUT[0]
PX_ADDR[12] <= reg10_ld_clr_inc:inst2.DOUT[1]
PX_ADDR[13] <= reg10_ld_clr_inc:inst2.DOUT[2]
PX_ADDR[14] <= reg10_ld_clr_inc:inst2.DOUT[3]
PX_ADDR[15] <= reg10_ld_clr_inc:inst2.DOUT[4]
PX_ADDR[16] <= reg10_ld_clr_inc:inst2.DOUT[5]
PX_ADDR[17] <= reg10_ld_clr_inc:inst2.DOUT[6]
PX_ADDR[18] <= reg10_ld_clr_inc:inst2.DOUT[7]
PX_ADDR[19] <= reg10_ld_clr_inc:inst2.DOUT[8]
PX_ADDR[20] <= reg10_ld_clr_inc:inst2.DOUT[9]
CLK => reg10_ld_clr_inc:inst2.CLK
CLK => reg11_ld_clr_inc:inst.CLK
CLK => inst16.CLK
CLK => inst5.CLK
CLK => inst3.CLK
CLK => inst14.CLK
VGA_HS <= inst5.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= inst11[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= inst11[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= inst11[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= inst11[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[0] => inst11[0].DATAIN
DATA[1] => inst11[1].DATAIN
DATA[2] => inst11[2].DATAIN
DATA[3] => inst11[3].DATAIN
DATA[4] => inst10[0].DATAIN
DATA[5] => inst10[1].DATAIN
DATA[6] => inst10[2].DATAIN
DATA[7] => inst10[3].DATAIN
DATA[8] => inst9[0].DATAIN
DATA[9] => inst9[1].DATAIN
DATA[10] => inst9[2].DATAIN
DATA[11] => inst9[3].DATAIN
DATA[12] => ~NO_FANOUT~
DATA[13] => ~NO_FANOUT~
DATA[14] => ~NO_FANOUT~
DATA[15] => ~NO_FANOUT~
VGA_G[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|vga_vsp:inst35
vga_vfp <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst3[0].IN0
A[1] => inst3[1].IN0
A[2] => inst.IN4
A[2] => inst3[2].IN0
A[3] => inst.IN6
A[3] => inst3[3].IN0
A[4] => inst.IN5
A[4] => inst3[4].IN0
A[5] => inst.IN1
A[5] => inst3[5].IN0
A[6] => inst.IN0
A[6] => inst3[6].IN0
A[7] => inst3[7].IN0
A[8] => inst3[8].IN0
A[9] => inst.IN3
A[9] => inst3[9].IN0


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg10_ld_clr_inc:inst2|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|vga_vva:inst25
vga_vva <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst3[0].IN0
A[0] => inst.IN11
A[1] => inst3[1].IN0
A[2] => inst3[2].IN0
A[3] => inst3[3].IN0
A[3] => inst.IN6
A[4] => inst3[4].IN0
A[4] => inst.IN5
A[5] => inst3[5].IN0
A[6] => inst3[6].IN0
A[7] => inst3[7].IN0
A[7] => inst.IN9
A[8] => inst3[8].IN0
A[9] => inst3[9].IN0
A[9] => inst.IN3


|ARP|gpu:inst|dif:inst|vga_hva:inst12
vga_hva <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN11
A[1] => inst2.IN7
A[2] => inst2.IN4
A[3] => inst2.IN6
A[4] => inst[0].IN0
A[5] => inst[1].IN0
A[6] => inst[2].IN0
A[7] => inst[3].IN0
A[8] => inst[4].IN0
A[9] => inst[5].IN0
A[10] => inst2.IN2


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DOUT[4] <= reg1_ld_clr_inc:inst2.DOUT
DOUT[5] <= reg1_ld_clr_inc:inst3.DOUT
DOUT[6] <= reg1_ld_clr_inc:inst4.DOUT
DOUT[7] <= reg1_ld_clr_inc:inst5.DOUT
DOUT[8] <= reg1_ld_clr_inc:inst6.DOUT
DOUT[9] <= reg1_ld_clr_inc:inst7.DOUT
DOUT[10] <= reg1_ld_clr_inc:inst10.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
DIN[4] => reg1_ld_clr_inc:inst2.DIN
DIN[5] => reg1_ld_clr_inc:inst3.DIN
DIN[6] => reg1_ld_clr_inc:inst4.DIN
DIN[7] => reg1_ld_clr_inc:inst5.DIN
DIN[8] => reg1_ld_clr_inc:inst6.DIN
DIN[9] => reg1_ld_clr_inc:inst7.DIN
DIN[10] => reg1_ld_clr_inc:inst10.DIN
LD => reg1_ld_clr_inc:inst7.LD
LD => reg1_ld_clr_inc:inst6.LD
LD => reg1_ld_clr_inc:inst5.LD
LD => reg1_ld_clr_inc:inst4.LD
LD => reg1_ld_clr_inc:inst3.LD
LD => reg1_ld_clr_inc:inst2.LD
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
LD => reg1_ld_clr_inc:inst10.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLK => reg1_ld_clr_inc:inst2.CLK
CLK => reg1_ld_clr_inc:inst3.CLK
CLK => reg1_ld_clr_inc:inst4.CLK
CLK => reg1_ld_clr_inc:inst5.CLK
CLK => reg1_ld_clr_inc:inst6.CLK
CLK => reg1_ld_clr_inc:inst7.CLK
CLK => reg1_ld_clr_inc:inst10.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR
CLR => reg1_ld_clr_inc:inst2.CLR
CLR => reg1_ld_clr_inc:inst3.CLR
CLR => reg1_ld_clr_inc:inst4.CLR
CLR => reg1_ld_clr_inc:inst5.CLR
CLR => reg1_ld_clr_inc:inst6.CLR
CLR => reg1_ld_clr_inc:inst7.CLR
CLR => reg1_ld_clr_inc:inst10.CLR


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst7
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst6
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst5
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst4
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst3
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst2
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|reg11_ld_clr_inc:inst|reg1_ld_clr_inc:inst10
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|gpu:inst|dif:inst|vga_vbp:inst36
vga_vfp <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst3[0].IN0
A[1] => inst3[1].IN0
A[1] => inst.IN7
A[2] => inst3[2].IN0
A[3] => inst3[3].IN0
A[4] => inst3[4].IN0
A[5] => inst3[5].IN0
A[6] => inst3[6].IN0
A[7] => inst3[7].IN0
A[7] => inst.IN9
A[8] => inst3[8].IN0
A[9] => inst3[9].IN0
A[9] => inst.IN3


|ARP|gpu:inst|dif:inst|vga_hsp:inst1
vga_hsp <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN11
A[1] => inst2.IN7
A[2] => inst2.IN4
A[3] => inst[0].IN0
A[4] => inst2.IN5
A[5] => inst[1].IN0
A[6] => inst2.IN0
A[7] => inst[2].IN0
A[8] => inst2.IN10
A[9] => inst2.IN3
A[10] => inst[3].IN0


|ARP|gpu:inst|dif:inst|vga_hbp:inst7
vga_hbp <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN11
A[1] => inst2.IN7
A[2] => inst2.IN4
A[3] => inst2.IN6
A[4] => inst[0].IN0
A[5] => inst[1].IN0
A[6] => inst2.IN0
A[7] => inst2.IN9
A[8] => inst2.IN10
A[9] => inst2.IN3
A[10] => inst[2].IN0


|ARP|gpu:inst|dif:inst|vga_hfp:inst8
vga_hfp <= inst12.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst12.IN11
A[1] => inst12.IN7
A[2] => inst12.IN4
A[3] => inst12.IN6
A[4] => inst12.IN5
A[5] => inst14[0].IN0
A[6] => inst14[1].IN0
A[7] => inst14[2].IN0
A[8] => inst12.IN10
A[9] => inst12.IN3
A[10] => inst14[3].IN0


|ARP|gpu:inst|dif:inst|vga_vfp:inst34
vga_vfp <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst3[0].IN0
A[0] => inst.IN11
A[1] => inst3[1].IN0
A[1] => inst.IN7
A[2] => inst3[2].IN0
A[2] => inst.IN4
A[3] => inst3[3].IN0
A[4] => inst3[4].IN0
A[4] => inst.IN5
A[5] => inst3[5].IN0
A[6] => inst.IN0
A[6] => inst3[6].IN0
A[7] => inst3[7].IN0
A[8] => inst3[8].IN0
A[9] => inst3[9].IN0
A[9] => inst.IN3


|ARP|rv32i_debug:inst3
RD <= bus_interface:inst7.RD
CLK => tc:inst9.CLK
DBUS[0] <> bus_interface:inst7.DBUS[0]
DBUS[1] <> bus_interface:inst7.DBUS[1]
DBUS[2] <> bus_interface:inst7.DBUS[2]
DBUS[3] <> bus_interface:inst7.DBUS[3]
DBUS[4] <> bus_interface:inst7.DBUS[4]
DBUS[5] <> bus_interface:inst7.DBUS[5]
DBUS[6] <> bus_interface:inst7.DBUS[6]
DBUS[7] <> bus_interface:inst7.DBUS[7]
DBUS[8] <> bus_interface:inst7.DBUS[8]
DBUS[9] <> bus_interface:inst7.DBUS[9]
DBUS[10] <> bus_interface:inst7.DBUS[10]
DBUS[11] <> bus_interface:inst7.DBUS[11]
DBUS[12] <> bus_interface:inst7.DBUS[12]
DBUS[13] <> bus_interface:inst7.DBUS[13]
DBUS[14] <> bus_interface:inst7.DBUS[14]
DBUS[15] <> bus_interface:inst7.DBUS[15]
DBUS[16] <> bus_interface:inst7.DBUS[16]
DBUS[17] <> bus_interface:inst7.DBUS[17]
DBUS[18] <> bus_interface:inst7.DBUS[18]
DBUS[19] <> bus_interface:inst7.DBUS[19]
DBUS[20] <> bus_interface:inst7.DBUS[20]
DBUS[21] <> bus_interface:inst7.DBUS[21]
DBUS[22] <> bus_interface:inst7.DBUS[22]
DBUS[23] <> bus_interface:inst7.DBUS[23]
DBUS[24] <> bus_interface:inst7.DBUS[24]
DBUS[25] <> bus_interface:inst7.DBUS[25]
DBUS[26] <> bus_interface:inst7.DBUS[26]
DBUS[27] <> bus_interface:inst7.DBUS[27]
DBUS[28] <> bus_interface:inst7.DBUS[28]
DBUS[29] <> bus_interface:inst7.DBUS[29]
DBUS[30] <> bus_interface:inst7.DBUS[30]
DBUS[31] <> bus_interface:inst7.DBUS[31]
WR <= bus_interface:inst7.WR
BRANCH <= tc:inst9.BRANCH
JAL <= tc:inst9.JAL
JALR <= tc:inst9.JALR
LD_PC <= tc:inst9.LD_PC
BRC <= branch_alu:inst.brc
LD_IR <= tc:inst9.LD_IR
ABUS[0] <= bus_interface:inst7.ABUS[0]
ABUS[1] <= bus_interface:inst7.ABUS[1]
ABUS[2] <= bus_interface:inst7.ABUS[2]
ABUS[3] <= bus_interface:inst7.ABUS[3]
ABUS[4] <= bus_interface:inst7.ABUS[4]
ABUS[5] <= bus_interface:inst7.ABUS[5]
ABUS[6] <= bus_interface:inst7.ABUS[6]
ABUS[7] <= bus_interface:inst7.ABUS[7]
ABUS[8] <= bus_interface:inst7.ABUS[8]
ABUS[9] <= bus_interface:inst7.ABUS[9]
ABUS[10] <= bus_interface:inst7.ABUS[10]
ABUS[11] <= bus_interface:inst7.ABUS[11]
ABUS[12] <= bus_interface:inst7.ABUS[12]
ABUS[13] <= bus_interface:inst7.ABUS[13]
ABUS[14] <= bus_interface:inst7.ABUS[14]
ABUS[15] <= bus_interface:inst7.ABUS[15]
ABUS[16] <= bus_interface:inst7.ABUS[16]
ABUS[17] <= bus_interface:inst7.ABUS[17]
ABUS[18] <= bus_interface:inst7.ABUS[18]
ABUS[19] <= bus_interface:inst7.ABUS[19]
ABUS[20] <= bus_interface:inst7.ABUS[20]
ABUS[21] <= bus_interface:inst7.ABUS[21]
ABUS[22] <= bus_interface:inst7.ABUS[22]
ABUS[23] <= bus_interface:inst7.ABUS[23]
ABUS[24] <= bus_interface:inst7.ABUS[24]
ABUS[25] <= bus_interface:inst7.ABUS[25]
ABUS[26] <= bus_interface:inst7.ABUS[26]
ABUS[27] <= bus_interface:inst7.ABUS[27]
ABUS[28] <= bus_interface:inst7.ABUS[28]
ABUS[29] <= bus_interface:inst7.ABUS[29]
ABUS[30] <= bus_interface:inst7.ABUS[30]
ABUS[31] <= bus_interface:inst7.ABUS[31]
ADDR[0] <= tc:inst9.ADDR[0]
ADDR[1] <= tc:inst9.ADDR[1]
ADDR[2] <= tc:inst9.ADDR[2]
ADDR[3] <= tc:inst9.ADDR[3]
ADDR[4] <= tc:inst9.ADDR[4]
ADDR[5] <= tc:inst9.ADDR[5]
ADDR[6] <= tc:inst9.ADDR[6]
ADDR[7] <= tc:inst9.ADDR[7]
ADDR[8] <= tc:inst9.ADDR[8]
ADDR[9] <= tc:inst9.ADDR[9]
ADDR[10] <= tc:inst9.ADDR[10]
ADDR[11] <= tc:inst9.ADDR[11]
ADDR[12] <= tc:inst9.ADDR[12]
ADDR[13] <= tc:inst9.ADDR[13]
ADDR[14] <= tc:inst9.ADDR[14]
ADDR[15] <= tc:inst9.ADDR[15]
ADDR[16] <= tc:inst9.ADDR[16]
ADDR[17] <= tc:inst9.ADDR[17]
ADDR[18] <= tc:inst9.ADDR[18]
ADDR[19] <= tc:inst9.ADDR[19]
ADDR[20] <= tc:inst9.ADDR[20]
ADDR[21] <= tc:inst9.ADDR[21]
ADDR[22] <= tc:inst9.ADDR[22]
ADDR[23] <= tc:inst9.ADDR[23]
ADDR[24] <= tc:inst9.ADDR[24]
ADDR[25] <= tc:inst9.ADDR[25]
ADDR[26] <= tc:inst9.ADDR[26]
ADDR[27] <= tc:inst9.ADDR[27]
ADDR[28] <= tc:inst9.ADDR[28]
ADDR[29] <= tc:inst9.ADDR[29]
ADDR[30] <= tc:inst9.ADDR[30]
ADDR[31] <= tc:inst9.ADDR[31]
ALU_A[0] <= mx2_32b:inst5.O[0]
ALU_A[1] <= mx2_32b:inst5.O[1]
ALU_A[2] <= mx2_32b:inst5.O[2]
ALU_A[3] <= mx2_32b:inst5.O[3]
ALU_A[4] <= mx2_32b:inst5.O[4]
ALU_A[5] <= mx2_32b:inst5.O[5]
ALU_A[6] <= mx2_32b:inst5.O[6]
ALU_A[7] <= mx2_32b:inst5.O[7]
ALU_A[8] <= mx2_32b:inst5.O[8]
ALU_A[9] <= mx2_32b:inst5.O[9]
ALU_A[10] <= mx2_32b:inst5.O[10]
ALU_A[11] <= mx2_32b:inst5.O[11]
ALU_A[12] <= mx2_32b:inst5.O[12]
ALU_A[13] <= mx2_32b:inst5.O[13]
ALU_A[14] <= mx2_32b:inst5.O[14]
ALU_A[15] <= mx2_32b:inst5.O[15]
ALU_A[16] <= mx2_32b:inst5.O[16]
ALU_A[17] <= mx2_32b:inst5.O[17]
ALU_A[18] <= mx2_32b:inst5.O[18]
ALU_A[19] <= mx2_32b:inst5.O[19]
ALU_A[20] <= mx2_32b:inst5.O[20]
ALU_A[21] <= mx2_32b:inst5.O[21]
ALU_A[22] <= mx2_32b:inst5.O[22]
ALU_A[23] <= mx2_32b:inst5.O[23]
ALU_A[24] <= mx2_32b:inst5.O[24]
ALU_A[25] <= mx2_32b:inst5.O[25]
ALU_A[26] <= mx2_32b:inst5.O[26]
ALU_A[27] <= mx2_32b:inst5.O[27]
ALU_A[28] <= mx2_32b:inst5.O[28]
ALU_A[29] <= mx2_32b:inst5.O[29]
ALU_A[30] <= mx2_32b:inst5.O[30]
ALU_A[31] <= mx2_32b:inst5.O[31]
ALU_B[0] <= mx2_32b:inst4.O[0]
ALU_B[1] <= mx2_32b:inst4.O[1]
ALU_B[2] <= mx2_32b:inst4.O[2]
ALU_B[3] <= mx2_32b:inst4.O[3]
ALU_B[4] <= mx2_32b:inst4.O[4]
ALU_B[5] <= mx2_32b:inst4.O[5]
ALU_B[6] <= mx2_32b:inst4.O[6]
ALU_B[7] <= mx2_32b:inst4.O[7]
ALU_B[8] <= mx2_32b:inst4.O[8]
ALU_B[9] <= mx2_32b:inst4.O[9]
ALU_B[10] <= mx2_32b:inst4.O[10]
ALU_B[11] <= mx2_32b:inst4.O[11]
ALU_B[12] <= mx2_32b:inst4.O[12]
ALU_B[13] <= mx2_32b:inst4.O[13]
ALU_B[14] <= mx2_32b:inst4.O[14]
ALU_B[15] <= mx2_32b:inst4.O[15]
ALU_B[16] <= mx2_32b:inst4.O[16]
ALU_B[17] <= mx2_32b:inst4.O[17]
ALU_B[18] <= mx2_32b:inst4.O[18]
ALU_B[19] <= mx2_32b:inst4.O[19]
ALU_B[20] <= mx2_32b:inst4.O[20]
ALU_B[21] <= mx2_32b:inst4.O[21]
ALU_B[22] <= mx2_32b:inst4.O[22]
ALU_B[23] <= mx2_32b:inst4.O[23]
ALU_B[24] <= mx2_32b:inst4.O[24]
ALU_B[25] <= mx2_32b:inst4.O[25]
ALU_B[26] <= mx2_32b:inst4.O[26]
ALU_B[27] <= mx2_32b:inst4.O[27]
ALU_B[28] <= mx2_32b:inst4.O[28]
ALU_B[29] <= mx2_32b:inst4.O[29]
ALU_B[30] <= mx2_32b:inst4.O[30]
ALU_B[31] <= mx2_32b:inst4.O[31]
ALUOUT[0] <= alu:inst12.X[0]
ALUOUT[1] <= alu:inst12.X[1]
ALUOUT[2] <= alu:inst12.X[2]
ALUOUT[3] <= alu:inst12.X[3]
ALUOUT[4] <= alu:inst12.X[4]
ALUOUT[5] <= alu:inst12.X[5]
ALUOUT[6] <= alu:inst12.X[6]
ALUOUT[7] <= alu:inst12.X[7]
ALUOUT[8] <= alu:inst12.X[8]
ALUOUT[9] <= alu:inst12.X[9]
ALUOUT[10] <= alu:inst12.X[10]
ALUOUT[11] <= alu:inst12.X[11]
ALUOUT[12] <= alu:inst12.X[12]
ALUOUT[13] <= alu:inst12.X[13]
ALUOUT[14] <= alu:inst12.X[14]
ALUOUT[15] <= alu:inst12.X[15]
ALUOUT[16] <= alu:inst12.X[16]
ALUOUT[17] <= alu:inst12.X[17]
ALUOUT[18] <= alu:inst12.X[18]
ALUOUT[19] <= alu:inst12.X[19]
ALUOUT[20] <= alu:inst12.X[20]
ALUOUT[21] <= alu:inst12.X[21]
ALUOUT[22] <= alu:inst12.X[22]
ALUOUT[23] <= alu:inst12.X[23]
ALUOUT[24] <= alu:inst12.X[24]
ALUOUT[25] <= alu:inst12.X[25]
ALUOUT[26] <= alu:inst12.X[26]
ALUOUT[27] <= alu:inst12.X[27]
ALUOUT[28] <= alu:inst12.X[28]
ALUOUT[29] <= alu:inst12.X[29]
ALUOUT[30] <= alu:inst12.X[30]
ALUOUT[31] <= alu:inst12.X[31]
DATA[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= gdfx_temp0[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= gdfx_temp0[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= gdfx_temp0[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= gdfx_temp0[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= gdfx_temp0[16].DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= gdfx_temp0[17].DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= gdfx_temp0[18].DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= gdfx_temp0[19].DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= gdfx_temp0[20].DB_MAX_OUTPUT_PORT_TYPE
DATA[21] <= gdfx_temp0[21].DB_MAX_OUTPUT_PORT_TYPE
DATA[22] <= gdfx_temp0[22].DB_MAX_OUTPUT_PORT_TYPE
DATA[23] <= gdfx_temp0[23].DB_MAX_OUTPUT_PORT_TYPE
DATA[24] <= gdfx_temp0[24].DB_MAX_OUTPUT_PORT_TYPE
DATA[25] <= gdfx_temp0[25].DB_MAX_OUTPUT_PORT_TYPE
DATA[26] <= gdfx_temp0[26].DB_MAX_OUTPUT_PORT_TYPE
DATA[27] <= gdfx_temp0[27].DB_MAX_OUTPUT_PORT_TYPE
DATA[28] <= gdfx_temp0[28].DB_MAX_OUTPUT_PORT_TYPE
DATA[29] <= gdfx_temp0[29].DB_MAX_OUTPUT_PORT_TYPE
DATA[30] <= gdfx_temp0[30].DB_MAX_OUTPUT_PORT_TYPE
DATA[31] <= gdfx_temp0[31].DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= instrreg:inst8.IR[0]
IR[1] <= instrreg:inst8.IR[1]
IR[2] <= instrreg:inst8.IR[2]
IR[3] <= instrreg:inst8.IR[3]
IR[4] <= instrreg:inst8.IR[4]
IR[5] <= instrreg:inst8.IR[5]
IR[6] <= instrreg:inst8.IR[6]
IR[7] <= instrreg:inst8.IR[7]
IR[8] <= instrreg:inst8.IR[8]
IR[9] <= instrreg:inst8.IR[9]
IR[10] <= instrreg:inst8.IR[10]
IR[11] <= instrreg:inst8.IR[11]
IR[12] <= instrreg:inst8.IR[12]
IR[13] <= instrreg:inst8.IR[13]
IR[14] <= instrreg:inst8.IR[14]
IR[15] <= instrreg:inst8.IR[15]
IR[16] <= instrreg:inst8.IR[16]
IR[17] <= instrreg:inst8.IR[17]
IR[18] <= instrreg:inst8.IR[18]
IR[19] <= instrreg:inst8.IR[19]
IR[20] <= instrreg:inst8.IR[20]
IR[21] <= instrreg:inst8.IR[21]
IR[22] <= instrreg:inst8.IR[22]
IR[23] <= instrreg:inst8.IR[23]
IR[24] <= instrreg:inst8.IR[24]
IR[25] <= instrreg:inst8.IR[25]
IR[26] <= instrreg:inst8.IR[26]
IR[27] <= instrreg:inst8.IR[27]
IR[28] <= instrreg:inst8.IR[28]
IR[29] <= instrreg:inst8.IR[29]
IR[30] <= instrreg:inst8.IR[30]
IR[31] <= instrreg:inst8.IR[31]
LEN[0] <= bus_interface:inst7.LEN[0]
LEN[1] <= bus_interface:inst7.LEN[1]
PC[0] <= pc:inst6.PC[0]
PC[1] <= pc:inst6.PC[1]
PC[2] <= pc:inst6.PC[2]
PC[3] <= pc:inst6.PC[3]
PC[4] <= pc:inst6.PC[4]
PC[5] <= pc:inst6.PC[5]
PC[6] <= pc:inst6.PC[6]
PC[7] <= pc:inst6.PC[7]
PC[8] <= pc:inst6.PC[8]
PC[9] <= pc:inst6.PC[9]
PC[10] <= pc:inst6.PC[10]
PC[11] <= pc:inst6.PC[11]
PC[12] <= pc:inst6.PC[12]
PC[13] <= pc:inst6.PC[13]
PC[14] <= pc:inst6.PC[14]
PC[15] <= pc:inst6.PC[15]
PC[16] <= pc:inst6.PC[16]
PC[17] <= pc:inst6.PC[17]
PC[18] <= pc:inst6.PC[18]
PC[19] <= pc:inst6.PC[19]
PC[20] <= pc:inst6.PC[20]
PC[21] <= pc:inst6.PC[21]
PC[22] <= pc:inst6.PC[22]
PC[23] <= pc:inst6.PC[23]
PC[24] <= pc:inst6.PC[24]
PC[25] <= pc:inst6.PC[25]
PC[26] <= pc:inst6.PC[26]
PC[27] <= pc:inst6.PC[27]
PC[28] <= pc:inst6.PC[28]
PC[29] <= pc:inst6.PC[29]
PC[30] <= pc:inst6.PC[30]
PC[31] <= pc:inst6.PC[31]
rL[0] <= instrreg:inst8.xL[0]
rL[1] <= instrreg:inst8.xL[1]
rL[2] <= instrreg:inst8.xL[2]
rL[3] <= instrreg:inst8.xL[3]
rL[4] <= instrreg:inst8.xL[4]
rR[0] <= instrreg:inst8.xR[0]
rR[1] <= instrreg:inst8.xR[1]
rR[2] <= instrreg:inst8.xR[2]
rR[3] <= instrreg:inst8.xR[3]
rR[4] <= instrreg:inst8.xR[4]


|ARP|rv32i_debug:inst3|bus_interface:inst7
RD <= LOAD.DB_MAX_OUTPUT_PORT_TYPE
LOAD => RD.DATAIN
LOAD => inst2.IN1
WR <= STORE.DB_MAX_OUTPUT_PORT_TYPE
STORE => WR.DATAIN
STORE => inst2.IN0
STORE => inst13.IN0
STORE => inst5[31].OE
STORE => inst5[30].OE
STORE => inst5[29].OE
STORE => inst5[28].OE
STORE => inst5[27].OE
STORE => inst5[26].OE
STORE => inst5[25].OE
STORE => inst5[24].OE
STORE => inst5[23].OE
STORE => inst5[22].OE
STORE => inst5[21].OE
STORE => inst5[20].OE
STORE => inst5[19].OE
STORE => inst5[18].OE
STORE => inst5[17].OE
STORE => inst5[16].OE
STORE => inst5[15].OE
STORE => inst5[14].OE
STORE => inst5[13].OE
STORE => inst5[12].OE
STORE => inst5[11].OE
STORE => inst5[10].OE
STORE => inst5[9].OE
STORE => inst5[8].OE
STORE => inst5[7].OE
STORE => inst5[6].OE
STORE => inst5[5].OE
STORE => inst5[4].OE
STORE => inst5[3].OE
STORE => inst5[2].OE
STORE => inst5[1].OE
STORE => inst5[0].OE
ABUS[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
ABUS[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
ABUS[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
ABUS[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
ABUS[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
ABUS[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
ABUS[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
ABUS[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
ABUS[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
ABUS[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
ABUS[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
ABUS[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
ABUS[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
ABUS[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
ABUS[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
ABUS[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
ABUS[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
ABUS[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
ABUS[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
ABUS[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
ABUS[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
ABUS[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
ABUS[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
ABUS[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
ABUS[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
ABUS[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
ABUS[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
ABUS[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
ABUS[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
ABUS[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
ABUS[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
ABUS[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => inst3[0].DATAIN
ADDR[1] => inst3[1].DATAIN
ADDR[2] => inst3[2].DATAIN
ADDR[3] => inst3[3].DATAIN
ADDR[4] => inst3[4].DATAIN
ADDR[5] => inst3[5].DATAIN
ADDR[6] => inst3[6].DATAIN
ADDR[7] => inst3[7].DATAIN
ADDR[8] => inst3[8].DATAIN
ADDR[9] => inst3[9].DATAIN
ADDR[10] => inst3[10].DATAIN
ADDR[11] => inst3[11].DATAIN
ADDR[12] => inst3[12].DATAIN
ADDR[13] => inst3[13].DATAIN
ADDR[14] => inst3[14].DATAIN
ADDR[15] => inst3[15].DATAIN
ADDR[16] => inst3[16].DATAIN
ADDR[17] => inst3[17].DATAIN
ADDR[18] => inst3[18].DATAIN
ADDR[19] => inst3[19].DATAIN
ADDR[20] => inst3[20].DATAIN
ADDR[21] => inst3[21].DATAIN
ADDR[22] => inst3[22].DATAIN
ADDR[23] => inst3[23].DATAIN
ADDR[24] => inst3[24].DATAIN
ADDR[25] => inst3[25].DATAIN
ADDR[26] => inst3[26].DATAIN
ADDR[27] => inst3[27].DATAIN
ADDR[28] => inst3[28].DATAIN
ADDR[29] => inst3[29].DATAIN
ADDR[30] => inst3[30].DATAIN
ADDR[31] => inst3[31].DATAIN
DATA[0] <> inst14[0]
DATA[1] <> inst14[1]
DATA[2] <> inst14[2]
DATA[3] <> inst14[3]
DATA[4] <> inst14[4]
DATA[5] <> inst14[5]
DATA[6] <> inst14[6]
DATA[7] <> inst14[7]
DATA[8] <> inst14[8]
DATA[9] <> inst14[9]
DATA[10] <> inst14[10]
DATA[11] <> inst14[11]
DATA[12] <> inst14[12]
DATA[13] <> inst14[13]
DATA[14] <> inst14[14]
DATA[15] <> inst14[15]
DATA[16] <> inst14[16]
DATA[17] <> inst14[17]
DATA[18] <> inst14[18]
DATA[19] <> inst14[19]
DATA[20] <> inst14[20]
DATA[21] <> inst14[21]
DATA[22] <> inst14[22]
DATA[23] <> inst14[23]
DATA[24] <> inst14[24]
DATA[25] <> inst14[25]
DATA[26] <> inst14[26]
DATA[27] <> inst14[27]
DATA[28] <> inst14[28]
DATA[29] <> inst14[29]
DATA[30] <> inst14[30]
DATA[31] <> inst14[31]
DBUS[0] <> inst5[0]
DBUS[1] <> inst5[1]
DBUS[2] <> inst5[2]
DBUS[3] <> inst5[3]
DBUS[4] <> inst5[4]
DBUS[5] <> inst5[5]
DBUS[6] <> inst5[6]
DBUS[7] <> inst5[7]
DBUS[8] <> inst5[8]
DBUS[9] <> inst5[9]
DBUS[10] <> inst5[10]
DBUS[11] <> inst5[11]
DBUS[12] <> inst5[12]
DBUS[13] <> inst5[13]
DBUS[14] <> inst5[14]
DBUS[15] <> inst5[15]
DBUS[16] <> inst5[16]
DBUS[17] <> inst5[17]
DBUS[18] <> inst5[18]
DBUS[19] <> inst5[19]
DBUS[20] <> inst5[20]
DBUS[21] <> inst5[21]
DBUS[22] <> inst5[22]
DBUS[23] <> inst5[23]
DBUS[24] <> inst5[24]
DBUS[25] <> inst5[25]
DBUS[26] <> inst5[26]
DBUS[27] <> inst5[27]
DBUS[28] <> inst5[28]
DBUS[29] <> inst5[29]
DBUS[30] <> inst5[30]
DBUS[31] <> inst5[31]
op[0] => mx4_32b:inst4.S[0]
op[0] => mx4_32b:inst1.S[0]
op[0] => LEN[0].DATAIN
op[1] => mx4_32b:inst4.S[1]
op[1] => mx4_32b:inst1.S[1]
op[1] => LEN[1].DATAIN
op[2] => ~NO_FANOUT~
LEN[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|bus_interface:inst7|mx4_32b:inst4
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|bus_interface:inst7|mx4_32b:inst4|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|bus_interface:inst7|signext8_32:inst9
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[31].DATAIN
IN[7] => OUT[30].DATAIN
IN[7] => OUT[29].DATAIN
IN[7] => OUT[28].DATAIN
IN[7] => OUT[27].DATAIN
IN[7] => OUT[26].DATAIN
IN[7] => OUT[25].DATAIN
IN[7] => OUT[24].DATAIN
IN[7] => OUT[23].DATAIN
IN[7] => OUT[22].DATAIN
IN[7] => OUT[21].DATAIN
IN[7] => OUT[20].DATAIN
IN[7] => OUT[19].DATAIN
IN[7] => OUT[18].DATAIN
IN[7] => OUT[17].DATAIN
IN[7] => OUT[16].DATAIN
IN[7] => OUT[15].DATAIN
IN[7] => OUT[14].DATAIN
IN[7] => OUT[13].DATAIN
IN[7] => OUT[12].DATAIN
IN[7] => OUT[11].DATAIN
IN[7] => OUT[10].DATAIN
IN[7] => OUT[9].DATAIN
IN[7] => OUT[8].DATAIN
IN[7] => OUT[7].DATAIN


|ARP|rv32i_debug:inst3|bus_interface:inst7|signext16_32:inst10
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[12].DATAIN
IN[13] => OUT[13].DATAIN
IN[14] => OUT[14].DATAIN
IN[15] => OUT[31].DATAIN
IN[15] => OUT[30].DATAIN
IN[15] => OUT[29].DATAIN
IN[15] => OUT[28].DATAIN
IN[15] => OUT[27].DATAIN
IN[15] => OUT[26].DATAIN
IN[15] => OUT[25].DATAIN
IN[15] => OUT[24].DATAIN
IN[15] => OUT[23].DATAIN
IN[15] => OUT[22].DATAIN
IN[15] => OUT[21].DATAIN
IN[15] => OUT[20].DATAIN
IN[15] => OUT[19].DATAIN
IN[15] => OUT[18].DATAIN
IN[15] => OUT[17].DATAIN
IN[15] => OUT[16].DATAIN
IN[15] => OUT[15].DATAIN


|ARP|rv32i_debug:inst3|bus_interface:inst7|mx4_32b:inst1
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|bus_interface:inst7|mx4_32b:inst1|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|bus_interface:inst7|zeroext8_32:inst7
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= <GND>
OUT[9] <= <GND>
OUT[10] <= <GND>
OUT[11] <= <GND>
OUT[12] <= <GND>
OUT[13] <= <GND>
OUT[14] <= <GND>
OUT[15] <= <GND>
OUT[16] <= <GND>
OUT[17] <= <GND>
OUT[18] <= <GND>
OUT[19] <= <GND>
OUT[20] <= <GND>
OUT[21] <= <GND>
OUT[22] <= <GND>
OUT[23] <= <GND>
OUT[24] <= <GND>
OUT[25] <= <GND>
OUT[26] <= <GND>
OUT[27] <= <GND>
OUT[28] <= <GND>
OUT[29] <= <GND>
OUT[30] <= <GND>
OUT[31] <= <GND>
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN


|ARP|rv32i_debug:inst3|bus_interface:inst7|zeroext16_32:inst12
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= <GND>
OUT[17] <= <GND>
OUT[18] <= <GND>
OUT[19] <= <GND>
OUT[20] <= <GND>
OUT[21] <= <GND>
OUT[22] <= <GND>
OUT[23] <= <GND>
OUT[24] <= <GND>
OUT[25] <= <GND>
OUT[26] <= <GND>
OUT[27] <= <GND>
OUT[28] <= <GND>
OUT[29] <= <GND>
OUT[30] <= <GND>
OUT[31] <= <GND>
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[12].DATAIN
IN[13] => OUT[13].DATAIN
IN[14] => OUT[14].DATAIN
IN[15] => OUT[15].DATAIN


|ARP|rv32i_debug:inst3|tc:inst9
BRANCH <= inst17.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => instrdc:inst.opcode[0]
opcode[1] => instrdc:inst.opcode[1]
opcode[2] => instrdc:inst.opcode[2]
opcode[3] => instrdc:inst.opcode[3]
opcode[4] => instrdc:inst.opcode[4]
opcode[5] => instrdc:inst.opcode[5]
opcode[6] => instrdc:inst.opcode[6]
CLK => reg2_ld_clr_inc:inst6.CLK
CLK => inst10.CLK
CLK => CLK_REG.DATAIN
CLK => CLK_IR.DATAIN
CLK => CLK_PC.DATAIN
JAL <= inst18.DB_MAX_OUTPUT_PORT_TYPE
JALR <= inst19.DB_MAX_OUTPUT_PORT_TYPE
STORE <= inst21.DB_MAX_OUTPUT_PORT_TYPE
BUF_ENABLE <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUMX1 <= <GND>
ALUMX2 <= instrdc:inst.OP-IMM
LD_IR <= dc2_4:inst9.D2
LOAD <= inst33.DB_MAX_OUTPUT_PORT_TYPE
LD_REG <= inst25.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= S[1].DB_MAX_OUTPUT_PORT_TYPE
CLK_REG <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CLK_IR <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CLK_PC <= CLK.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] <= mx4_32b:inst2.O[0]
ADDR[1] <= mx4_32b:inst2.O[1]
ADDR[2] <= mx4_32b:inst2.O[2]
ADDR[3] <= mx4_32b:inst2.O[3]
ADDR[4] <= mx4_32b:inst2.O[4]
ADDR[5] <= mx4_32b:inst2.O[5]
ADDR[6] <= mx4_32b:inst2.O[6]
ADDR[7] <= mx4_32b:inst2.O[7]
ADDR[8] <= mx4_32b:inst2.O[8]
ADDR[9] <= mx4_32b:inst2.O[9]
ADDR[10] <= mx4_32b:inst2.O[10]
ADDR[11] <= mx4_32b:inst2.O[11]
ADDR[12] <= mx4_32b:inst2.O[12]
ADDR[13] <= mx4_32b:inst2.O[13]
ADDR[14] <= mx4_32b:inst2.O[14]
ADDR[15] <= mx4_32b:inst2.O[15]
ADDR[16] <= mx4_32b:inst2.O[16]
ADDR[17] <= mx4_32b:inst2.O[17]
ADDR[18] <= mx4_32b:inst2.O[18]
ADDR[19] <= mx4_32b:inst2.O[19]
ADDR[20] <= mx4_32b:inst2.O[20]
ADDR[21] <= mx4_32b:inst2.O[21]
ADDR[22] <= mx4_32b:inst2.O[22]
ADDR[23] <= mx4_32b:inst2.O[23]
ADDR[24] <= mx4_32b:inst2.O[24]
ADDR[25] <= mx4_32b:inst2.O[25]
ADDR[26] <= mx4_32b:inst2.O[26]
ADDR[27] <= mx4_32b:inst2.O[27]
ADDR[28] <= mx4_32b:inst2.O[28]
ADDR[29] <= mx4_32b:inst2.O[29]
ADDR[30] <= mx4_32b:inst2.O[30]
ADDR[31] <= mx4_32b:inst2.O[31]
PC[0] => mx4_32b:inst2.I0[0]
PC[0] => mx4_32b:inst2.I1[0]
PC[0] => add_32:inst13.B[0]
PC[0] => add_32:inst14.B[0]
PC[1] => mx4_32b:inst2.I0[1]
PC[1] => mx4_32b:inst2.I1[1]
PC[1] => add_32:inst13.B[1]
PC[1] => add_32:inst14.B[1]
PC[2] => mx4_32b:inst2.I0[2]
PC[2] => mx4_32b:inst2.I1[2]
PC[2] => add_32:inst13.B[2]
PC[2] => add_32:inst14.B[2]
PC[3] => mx4_32b:inst2.I0[3]
PC[3] => mx4_32b:inst2.I1[3]
PC[3] => add_32:inst13.B[3]
PC[3] => add_32:inst14.B[3]
PC[4] => mx4_32b:inst2.I0[4]
PC[4] => mx4_32b:inst2.I1[4]
PC[4] => add_32:inst13.B[4]
PC[4] => add_32:inst14.B[4]
PC[5] => mx4_32b:inst2.I0[5]
PC[5] => mx4_32b:inst2.I1[5]
PC[5] => add_32:inst13.B[5]
PC[5] => add_32:inst14.B[5]
PC[6] => mx4_32b:inst2.I0[6]
PC[6] => mx4_32b:inst2.I1[6]
PC[6] => add_32:inst13.B[6]
PC[6] => add_32:inst14.B[6]
PC[7] => mx4_32b:inst2.I0[7]
PC[7] => mx4_32b:inst2.I1[7]
PC[7] => add_32:inst13.B[7]
PC[7] => add_32:inst14.B[7]
PC[8] => mx4_32b:inst2.I0[8]
PC[8] => mx4_32b:inst2.I1[8]
PC[8] => add_32:inst13.B[8]
PC[8] => add_32:inst14.B[8]
PC[9] => mx4_32b:inst2.I0[9]
PC[9] => mx4_32b:inst2.I1[9]
PC[9] => add_32:inst13.B[9]
PC[9] => add_32:inst14.B[9]
PC[10] => mx4_32b:inst2.I0[10]
PC[10] => mx4_32b:inst2.I1[10]
PC[10] => add_32:inst13.B[10]
PC[10] => add_32:inst14.B[10]
PC[11] => mx4_32b:inst2.I0[11]
PC[11] => mx4_32b:inst2.I1[11]
PC[11] => add_32:inst13.B[11]
PC[11] => add_32:inst14.B[11]
PC[12] => mx4_32b:inst2.I0[12]
PC[12] => mx4_32b:inst2.I1[12]
PC[12] => add_32:inst13.B[12]
PC[12] => add_32:inst14.B[12]
PC[13] => mx4_32b:inst2.I0[13]
PC[13] => mx4_32b:inst2.I1[13]
PC[13] => add_32:inst13.B[13]
PC[13] => add_32:inst14.B[13]
PC[14] => mx4_32b:inst2.I0[14]
PC[14] => mx4_32b:inst2.I1[14]
PC[14] => add_32:inst13.B[14]
PC[14] => add_32:inst14.B[14]
PC[15] => mx4_32b:inst2.I0[15]
PC[15] => mx4_32b:inst2.I1[15]
PC[15] => add_32:inst13.B[15]
PC[15] => add_32:inst14.B[15]
PC[16] => mx4_32b:inst2.I0[16]
PC[16] => mx4_32b:inst2.I1[16]
PC[16] => add_32:inst13.B[16]
PC[16] => add_32:inst14.B[16]
PC[17] => mx4_32b:inst2.I0[17]
PC[17] => mx4_32b:inst2.I1[17]
PC[17] => add_32:inst13.B[17]
PC[17] => add_32:inst14.B[17]
PC[18] => mx4_32b:inst2.I0[18]
PC[18] => mx4_32b:inst2.I1[18]
PC[18] => add_32:inst13.B[18]
PC[18] => add_32:inst14.B[18]
PC[19] => mx4_32b:inst2.I0[19]
PC[19] => mx4_32b:inst2.I1[19]
PC[19] => add_32:inst13.B[19]
PC[19] => add_32:inst14.B[19]
PC[20] => mx4_32b:inst2.I0[20]
PC[20] => mx4_32b:inst2.I1[20]
PC[20] => add_32:inst13.B[20]
PC[20] => add_32:inst14.B[20]
PC[21] => mx4_32b:inst2.I0[21]
PC[21] => mx4_32b:inst2.I1[21]
PC[21] => add_32:inst13.B[21]
PC[21] => add_32:inst14.B[21]
PC[22] => mx4_32b:inst2.I0[22]
PC[22] => mx4_32b:inst2.I1[22]
PC[22] => add_32:inst13.B[22]
PC[22] => add_32:inst14.B[22]
PC[23] => mx4_32b:inst2.I0[23]
PC[23] => mx4_32b:inst2.I1[23]
PC[23] => add_32:inst13.B[23]
PC[23] => add_32:inst14.B[23]
PC[24] => mx4_32b:inst2.I0[24]
PC[24] => mx4_32b:inst2.I1[24]
PC[24] => add_32:inst13.B[24]
PC[24] => add_32:inst14.B[24]
PC[25] => mx4_32b:inst2.I0[25]
PC[25] => mx4_32b:inst2.I1[25]
PC[25] => add_32:inst13.B[25]
PC[25] => add_32:inst14.B[25]
PC[26] => mx4_32b:inst2.I0[26]
PC[26] => mx4_32b:inst2.I1[26]
PC[26] => add_32:inst13.B[26]
PC[26] => add_32:inst14.B[26]
PC[27] => mx4_32b:inst2.I0[27]
PC[27] => mx4_32b:inst2.I1[27]
PC[27] => add_32:inst13.B[27]
PC[27] => add_32:inst14.B[27]
PC[28] => mx4_32b:inst2.I0[28]
PC[28] => mx4_32b:inst2.I1[28]
PC[28] => add_32:inst13.B[28]
PC[28] => add_32:inst14.B[28]
PC[29] => mx4_32b:inst2.I0[29]
PC[29] => mx4_32b:inst2.I1[29]
PC[29] => add_32:inst13.B[29]
PC[29] => add_32:inst14.B[29]
PC[30] => mx4_32b:inst2.I0[30]
PC[30] => mx4_32b:inst2.I1[30]
PC[30] => add_32:inst13.B[30]
PC[30] => add_32:inst14.B[30]
PC[31] => mx4_32b:inst2.I0[31]
PC[31] => mx4_32b:inst2.I1[31]
PC[31] => add_32:inst13.B[31]
PC[31] => add_32:inst14.B[31]
rB[0] => add_32:inst3.A[0]
rB[0] => add_32:inst4.A[0]
rB[1] => add_32:inst3.A[1]
rB[1] => add_32:inst4.A[1]
rB[2] => add_32:inst3.A[2]
rB[2] => add_32:inst4.A[2]
rB[3] => add_32:inst3.A[3]
rB[3] => add_32:inst4.A[3]
rB[4] => add_32:inst3.A[4]
rB[4] => add_32:inst4.A[4]
rB[5] => add_32:inst3.A[5]
rB[5] => add_32:inst4.A[5]
rB[6] => add_32:inst3.A[6]
rB[6] => add_32:inst4.A[6]
rB[7] => add_32:inst3.A[7]
rB[7] => add_32:inst4.A[7]
rB[8] => add_32:inst3.A[8]
rB[8] => add_32:inst4.A[8]
rB[9] => add_32:inst3.A[9]
rB[9] => add_32:inst4.A[9]
rB[10] => add_32:inst3.A[10]
rB[10] => add_32:inst4.A[10]
rB[11] => add_32:inst3.A[11]
rB[11] => add_32:inst4.A[11]
rB[12] => add_32:inst3.A[12]
rB[12] => add_32:inst4.A[12]
rB[13] => add_32:inst3.A[13]
rB[13] => add_32:inst4.A[13]
rB[14] => add_32:inst3.A[14]
rB[14] => add_32:inst4.A[14]
rB[15] => add_32:inst3.A[15]
rB[15] => add_32:inst4.A[15]
rB[16] => add_32:inst3.A[16]
rB[16] => add_32:inst4.A[16]
rB[17] => add_32:inst3.A[17]
rB[17] => add_32:inst4.A[17]
rB[18] => add_32:inst3.A[18]
rB[18] => add_32:inst4.A[18]
rB[19] => add_32:inst3.A[19]
rB[19] => add_32:inst4.A[19]
rB[20] => add_32:inst3.A[20]
rB[20] => add_32:inst4.A[20]
rB[21] => add_32:inst3.A[21]
rB[21] => add_32:inst4.A[21]
rB[22] => add_32:inst3.A[22]
rB[22] => add_32:inst4.A[22]
rB[23] => add_32:inst3.A[23]
rB[23] => add_32:inst4.A[23]
rB[24] => add_32:inst3.A[24]
rB[24] => add_32:inst4.A[24]
rB[25] => add_32:inst3.A[25]
rB[25] => add_32:inst4.A[25]
rB[26] => add_32:inst3.A[26]
rB[26] => add_32:inst4.A[26]
rB[27] => add_32:inst3.A[27]
rB[27] => add_32:inst4.A[27]
rB[28] => add_32:inst3.A[28]
rB[28] => add_32:inst4.A[28]
rB[29] => add_32:inst3.A[29]
rB[29] => add_32:inst4.A[29]
rB[30] => add_32:inst3.A[30]
rB[30] => add_32:inst4.A[30]
rB[31] => add_32:inst3.A[31]
rB[31] => add_32:inst4.A[31]
upper[0] => shft12l32:inst16.A[0]
upper[1] => shft12l32:inst16.A[1]
upper[2] => shft12l32:inst16.A[2]
upper[3] => shft12l32:inst16.A[3]
upper[4] => shft12l32:inst16.A[4]
upper[5] => shft12l32:inst16.A[5]
upper[6] => shft12l32:inst16.A[6]
upper[7] => shft12l32:inst16.A[7]
upper[8] => add_32:inst3.B[0]
upper[8] => shft12l32:inst16.A[8]
upper[9] => add_32:inst3.B[1]
upper[9] => shft12l32:inst16.A[9]
upper[10] => add_32:inst3.B[2]
upper[10] => shft12l32:inst16.A[10]
upper[11] => add_32:inst3.B[3]
upper[11] => shft12l32:inst16.A[11]
upper[12] => add_32:inst3.B[4]
upper[12] => shft12l32:inst16.A[12]
upper[13] => add_32:inst3.B[5]
upper[13] => shft12l32:inst16.A[13]
upper[14] => add_32:inst3.B[6]
upper[14] => shft12l32:inst16.A[14]
upper[15] => add_32:inst3.B[7]
upper[15] => shft12l32:inst16.A[15]
upper[16] => add_32:inst3.B[8]
upper[16] => shft12l32:inst16.A[16]
upper[17] => add_32:inst3.B[9]
upper[17] => shft12l32:inst16.A[17]
upper[18] => add_32:inst3.B[10]
upper[18] => shft12l32:inst16.A[18]
upper[19] => add_32:inst3.B[31]
upper[19] => add_32:inst3.B[30]
upper[19] => add_32:inst3.B[29]
upper[19] => add_32:inst3.B[28]
upper[19] => add_32:inst3.B[27]
upper[19] => add_32:inst3.B[26]
upper[19] => add_32:inst3.B[25]
upper[19] => add_32:inst3.B[24]
upper[19] => add_32:inst3.B[23]
upper[19] => add_32:inst3.B[22]
upper[19] => add_32:inst3.B[21]
upper[19] => add_32:inst3.B[20]
upper[19] => add_32:inst3.B[19]
upper[19] => add_32:inst3.B[18]
upper[19] => add_32:inst3.B[17]
upper[19] => add_32:inst3.B[16]
upper[19] => add_32:inst3.B[15]
upper[19] => add_32:inst3.B[14]
upper[19] => add_32:inst3.B[13]
upper[19] => add_32:inst3.B[12]
upper[19] => add_32:inst3.B[11]
upper[19] => shft12l32:inst16.A[19]
st_offs[0] => add_32:inst4.B[0]
st_offs[1] => add_32:inst4.B[1]
st_offs[2] => add_32:inst4.B[2]
st_offs[3] => add_32:inst4.B[3]
st_offs[4] => add_32:inst4.B[4]
st_offs[5] => add_32:inst4.B[5]
st_offs[6] => add_32:inst4.B[6]
st_offs[7] => add_32:inst4.B[7]
st_offs[8] => add_32:inst4.B[8]
st_offs[9] => add_32:inst4.B[9]
st_offs[10] => add_32:inst4.B[10]
st_offs[11] => add_32:inst4.B[31]
st_offs[11] => add_32:inst4.B[30]
st_offs[11] => add_32:inst4.B[29]
st_offs[11] => add_32:inst4.B[28]
st_offs[11] => add_32:inst4.B[27]
st_offs[11] => add_32:inst4.B[26]
st_offs[11] => add_32:inst4.B[25]
st_offs[11] => add_32:inst4.B[24]
st_offs[11] => add_32:inst4.B[23]
st_offs[11] => add_32:inst4.B[22]
st_offs[11] => add_32:inst4.B[21]
st_offs[11] => add_32:inst4.B[20]
st_offs[11] => add_32:inst4.B[19]
st_offs[11] => add_32:inst4.B[18]
st_offs[11] => add_32:inst4.B[17]
st_offs[11] => add_32:inst4.B[16]
st_offs[11] => add_32:inst4.B[15]
st_offs[11] => add_32:inst4.B[14]
st_offs[11] => add_32:inst4.B[13]
st_offs[11] => add_32:inst4.B[12]
st_offs[11] => add_32:inst4.B[11]
ALUMX1IN1[0] <= <GND>
ALUMX1IN1[1] <= <GND>
ALUMX1IN1[2] <= <GND>
ALUMX1IN1[3] <= <GND>
ALUMX1IN1[4] <= <GND>
ALUMX1IN1[5] <= <GND>
ALUMX1IN1[6] <= <GND>
ALUMX1IN1[7] <= <GND>
ALUMX1IN1[8] <= <GND>
ALUMX1IN1[9] <= <GND>
ALUMX1IN1[10] <= <GND>
ALUMX1IN1[11] <= <GND>
ALUMX1IN1[12] <= <GND>
ALUMX1IN1[13] <= <GND>
ALUMX1IN1[14] <= <GND>
ALUMX1IN1[15] <= <GND>
ALUMX1IN1[16] <= <GND>
ALUMX1IN1[17] <= <GND>
ALUMX1IN1[18] <= <GND>
ALUMX1IN1[19] <= <GND>
ALUMX1IN1[20] <= <GND>
ALUMX1IN1[21] <= <GND>
ALUMX1IN1[22] <= <GND>
ALUMX1IN1[23] <= <GND>
ALUMX1IN1[24] <= <GND>
ALUMX1IN1[25] <= <GND>
ALUMX1IN1[26] <= <GND>
ALUMX1IN1[27] <= <GND>
ALUMX1IN1[28] <= <GND>
ALUMX1IN1[29] <= <GND>
ALUMX1IN1[30] <= <GND>
ALUMX1IN1[31] <= <GND>
DATA_REG[0] <= mx8_32b:inst11.O[0]
DATA_REG[1] <= mx8_32b:inst11.O[1]
DATA_REG[2] <= mx8_32b:inst11.O[2]
DATA_REG[3] <= mx8_32b:inst11.O[3]
DATA_REG[4] <= mx8_32b:inst11.O[4]
DATA_REG[5] <= mx8_32b:inst11.O[5]
DATA_REG[6] <= mx8_32b:inst11.O[6]
DATA_REG[7] <= mx8_32b:inst11.O[7]
DATA_REG[8] <= mx8_32b:inst11.O[8]
DATA_REG[9] <= mx8_32b:inst11.O[9]
DATA_REG[10] <= mx8_32b:inst11.O[10]
DATA_REG[11] <= mx8_32b:inst11.O[11]
DATA_REG[12] <= mx8_32b:inst11.O[12]
DATA_REG[13] <= mx8_32b:inst11.O[13]
DATA_REG[14] <= mx8_32b:inst11.O[14]
DATA_REG[15] <= mx8_32b:inst11.O[15]
DATA_REG[16] <= mx8_32b:inst11.O[16]
DATA_REG[17] <= mx8_32b:inst11.O[17]
DATA_REG[18] <= mx8_32b:inst11.O[18]
DATA_REG[19] <= mx8_32b:inst11.O[19]
DATA_REG[20] <= mx8_32b:inst11.O[20]
DATA_REG[21] <= mx8_32b:inst11.O[21]
DATA_REG[22] <= mx8_32b:inst11.O[22]
DATA_REG[23] <= mx8_32b:inst11.O[23]
DATA_REG[24] <= mx8_32b:inst11.O[24]
DATA_REG[25] <= mx8_32b:inst11.O[25]
DATA_REG[26] <= mx8_32b:inst11.O[26]
DATA_REG[27] <= mx8_32b:inst11.O[27]
DATA_REG[28] <= mx8_32b:inst11.O[28]
DATA_REG[29] <= mx8_32b:inst11.O[29]
DATA_REG[30] <= mx8_32b:inst11.O[30]
DATA_REG[31] <= mx8_32b:inst11.O[31]
ALUOUT[0] => mx8_32b:inst11.I4[0]
ALUOUT[0] => mx8_32b:inst11.I5[0]
ALUOUT[1] => mx8_32b:inst11.I4[1]
ALUOUT[1] => mx8_32b:inst11.I5[1]
ALUOUT[2] => mx8_32b:inst11.I4[2]
ALUOUT[2] => mx8_32b:inst11.I5[2]
ALUOUT[3] => mx8_32b:inst11.I4[3]
ALUOUT[3] => mx8_32b:inst11.I5[3]
ALUOUT[4] => mx8_32b:inst11.I4[4]
ALUOUT[4] => mx8_32b:inst11.I5[4]
ALUOUT[5] => mx8_32b:inst11.I4[5]
ALUOUT[5] => mx8_32b:inst11.I5[5]
ALUOUT[6] => mx8_32b:inst11.I4[6]
ALUOUT[6] => mx8_32b:inst11.I5[6]
ALUOUT[7] => mx8_32b:inst11.I4[7]
ALUOUT[7] => mx8_32b:inst11.I5[7]
ALUOUT[8] => mx8_32b:inst11.I4[8]
ALUOUT[8] => mx8_32b:inst11.I5[8]
ALUOUT[9] => mx8_32b:inst11.I4[9]
ALUOUT[9] => mx8_32b:inst11.I5[9]
ALUOUT[10] => mx8_32b:inst11.I4[10]
ALUOUT[10] => mx8_32b:inst11.I5[10]
ALUOUT[11] => mx8_32b:inst11.I4[11]
ALUOUT[11] => mx8_32b:inst11.I5[11]
ALUOUT[12] => mx8_32b:inst11.I4[12]
ALUOUT[12] => mx8_32b:inst11.I5[12]
ALUOUT[13] => mx8_32b:inst11.I4[13]
ALUOUT[13] => mx8_32b:inst11.I5[13]
ALUOUT[14] => mx8_32b:inst11.I4[14]
ALUOUT[14] => mx8_32b:inst11.I5[14]
ALUOUT[15] => mx8_32b:inst11.I4[15]
ALUOUT[15] => mx8_32b:inst11.I5[15]
ALUOUT[16] => mx8_32b:inst11.I4[16]
ALUOUT[16] => mx8_32b:inst11.I5[16]
ALUOUT[17] => mx8_32b:inst11.I4[17]
ALUOUT[17] => mx8_32b:inst11.I5[17]
ALUOUT[18] => mx8_32b:inst11.I4[18]
ALUOUT[18] => mx8_32b:inst11.I5[18]
ALUOUT[19] => mx8_32b:inst11.I4[19]
ALUOUT[19] => mx8_32b:inst11.I5[19]
ALUOUT[20] => mx8_32b:inst11.I4[20]
ALUOUT[20] => mx8_32b:inst11.I5[20]
ALUOUT[21] => mx8_32b:inst11.I4[21]
ALUOUT[21] => mx8_32b:inst11.I5[21]
ALUOUT[22] => mx8_32b:inst11.I4[22]
ALUOUT[22] => mx8_32b:inst11.I5[22]
ALUOUT[23] => mx8_32b:inst11.I4[23]
ALUOUT[23] => mx8_32b:inst11.I5[23]
ALUOUT[24] => mx8_32b:inst11.I4[24]
ALUOUT[24] => mx8_32b:inst11.I5[24]
ALUOUT[25] => mx8_32b:inst11.I4[25]
ALUOUT[25] => mx8_32b:inst11.I5[25]
ALUOUT[26] => mx8_32b:inst11.I4[26]
ALUOUT[26] => mx8_32b:inst11.I5[26]
ALUOUT[27] => mx8_32b:inst11.I4[27]
ALUOUT[27] => mx8_32b:inst11.I5[27]
ALUOUT[28] => mx8_32b:inst11.I4[28]
ALUOUT[28] => mx8_32b:inst11.I5[28]
ALUOUT[29] => mx8_32b:inst11.I4[29]
ALUOUT[29] => mx8_32b:inst11.I5[29]
ALUOUT[30] => mx8_32b:inst11.I4[30]
ALUOUT[30] => mx8_32b:inst11.I5[30]
ALUOUT[31] => mx8_32b:inst11.I4[31]
ALUOUT[31] => mx8_32b:inst11.I5[31]
DATA[0] => mx8_32b:inst11.I6[0]
DATA[1] => mx8_32b:inst11.I6[1]
DATA[2] => mx8_32b:inst11.I6[2]
DATA[3] => mx8_32b:inst11.I6[3]
DATA[4] => mx8_32b:inst11.I6[4]
DATA[5] => mx8_32b:inst11.I6[5]
DATA[6] => mx8_32b:inst11.I6[6]
DATA[7] => mx8_32b:inst11.I6[7]
DATA[8] => mx8_32b:inst11.I6[8]
DATA[9] => mx8_32b:inst11.I6[9]
DATA[10] => mx8_32b:inst11.I6[10]
DATA[11] => mx8_32b:inst11.I6[11]
DATA[12] => mx8_32b:inst11.I6[12]
DATA[13] => mx8_32b:inst11.I6[13]
DATA[14] => mx8_32b:inst11.I6[14]
DATA[15] => mx8_32b:inst11.I6[15]
DATA[16] => mx8_32b:inst11.I6[16]
DATA[17] => mx8_32b:inst11.I6[17]
DATA[18] => mx8_32b:inst11.I6[18]
DATA[19] => mx8_32b:inst11.I6[19]
DATA[20] => mx8_32b:inst11.I6[20]
DATA[21] => mx8_32b:inst11.I6[21]
DATA[22] => mx8_32b:inst11.I6[22]
DATA[23] => mx8_32b:inst11.I6[23]
DATA[24] => mx8_32b:inst11.I6[24]
DATA[25] => mx8_32b:inst11.I6[25]
DATA[26] => mx8_32b:inst11.I6[26]
DATA[27] => mx8_32b:inst11.I6[27]
DATA[28] => mx8_32b:inst11.I6[28]
DATA[29] => mx8_32b:inst11.I6[29]
DATA[30] => mx8_32b:inst11.I6[30]
DATA[31] => mx8_32b:inst11.I6[31]
op[0] <= mx2_3b:inst5.O[0]
op[1] <= mx2_3b:inst5.O[1]
op[2] <= mx2_3b:inst5.O[2]
func3[0] => mx2_3b:inst5.I1[0]
func3[1] => mx2_3b:inst5.I1[1]
func3[2] => mx2_3b:inst5.I1[2]


|ARP|rv32i_debug:inst3|tc:inst9|instrdc:inst
OP <= inst14.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst14.IN5
opcode[1] => inst15.IN5
opcode[1] => inst16.IN5
opcode[1] => inst17.IN5
opcode[1] => inst18.IN5
opcode[1] => inst19.IN5
opcode[1] => inst20.IN5
opcode[1] => inst21.IN5
opcode[1] => inst22.IN5
opcode[2] => inst6.IN0
opcode[2] => inst17.IN4
opcode[2] => inst18.IN4
opcode[2] => inst19.IN4
opcode[2] => inst20.IN4
opcode[3] => inst5.IN0
opcode[3] => inst19.IN3
opcode[4] => inst14.IN0
opcode[4] => inst15.IN0
opcode[4] => inst4.IN0
opcode[4] => inst17.IN0
opcode[4] => inst18.IN0
opcode[5] => inst14.IN2
opcode[5] => inst3.IN0
opcode[5] => inst16.IN2
opcode[5] => inst17.IN2
opcode[5] => inst19.IN2
opcode[5] => inst20.IN2
opcode[5] => inst22.IN2
opcode[6] => inst.IN0
opcode[6] => inst16.IN1
opcode[6] => inst19.IN1
opcode[6] => inst20.IN1
OP-IMM <= inst15.DB_MAX_OUTPUT_PORT_TYPE
BRANCH <= inst16.DB_MAX_OUTPUT_PORT_TYPE
LUI <= inst17.DB_MAX_OUTPUT_PORT_TYPE
AUIPC <= inst18.DB_MAX_OUTPUT_PORT_TYPE
JAL <= inst19.DB_MAX_OUTPUT_PORT_TYPE
JALR <= inst20.DB_MAX_OUTPUT_PORT_TYPE
LOAD <= inst21.DB_MAX_OUTPUT_PORT_TYPE
STORE <= inst22.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|dc2_4:inst9
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|reg2_ld_clr_inc:inst6
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR


|ARP|rv32i_debug:inst3|tc:inst9|reg2_ld_clr_inc:inst6|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|reg2_ld_clr_inc:inst6|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|mx4_32b:inst2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|tc:inst9|mx4_32b:inst2|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst3|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst4|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|mx8_32b:inst11
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I6[0] => inst8[0].DATAIN
I6[1] => inst8[1].DATAIN
I6[2] => inst8[2].DATAIN
I6[3] => inst8[3].DATAIN
I6[4] => inst8[4].DATAIN
I6[5] => inst8[5].DATAIN
I6[6] => inst8[6].DATAIN
I6[7] => inst8[7].DATAIN
I6[8] => inst8[8].DATAIN
I6[9] => inst8[9].DATAIN
I6[10] => inst8[10].DATAIN
I6[11] => inst8[11].DATAIN
I6[12] => inst8[12].DATAIN
I6[13] => inst8[13].DATAIN
I6[14] => inst8[14].DATAIN
I6[15] => inst8[15].DATAIN
I6[16] => inst8[16].DATAIN
I6[17] => inst8[17].DATAIN
I6[18] => inst8[18].DATAIN
I6[19] => inst8[19].DATAIN
I6[20] => inst8[20].DATAIN
I6[21] => inst8[21].DATAIN
I6[22] => inst8[22].DATAIN
I6[23] => inst8[23].DATAIN
I6[24] => inst8[24].DATAIN
I6[25] => inst8[25].DATAIN
I6[26] => inst8[26].DATAIN
I6[27] => inst8[27].DATAIN
I6[28] => inst8[28].DATAIN
I6[29] => inst8[29].DATAIN
I6[30] => inst8[30].DATAIN
I6[31] => inst8[31].DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5[0] => inst7[0].DATAIN
I5[1] => inst7[1].DATAIN
I5[2] => inst7[2].DATAIN
I5[3] => inst7[3].DATAIN
I5[4] => inst7[4].DATAIN
I5[5] => inst7[5].DATAIN
I5[6] => inst7[6].DATAIN
I5[7] => inst7[7].DATAIN
I5[8] => inst7[8].DATAIN
I5[9] => inst7[9].DATAIN
I5[10] => inst7[10].DATAIN
I5[11] => inst7[11].DATAIN
I5[12] => inst7[12].DATAIN
I5[13] => inst7[13].DATAIN
I5[14] => inst7[14].DATAIN
I5[15] => inst7[15].DATAIN
I5[16] => inst7[16].DATAIN
I5[17] => inst7[17].DATAIN
I5[18] => inst7[18].DATAIN
I5[19] => inst7[19].DATAIN
I5[20] => inst7[20].DATAIN
I5[21] => inst7[21].DATAIN
I5[22] => inst7[22].DATAIN
I5[23] => inst7[23].DATAIN
I5[24] => inst7[24].DATAIN
I5[25] => inst7[25].DATAIN
I5[26] => inst7[26].DATAIN
I5[27] => inst7[27].DATAIN
I5[28] => inst7[28].DATAIN
I5[29] => inst7[29].DATAIN
I5[30] => inst7[30].DATAIN
I5[31] => inst7[31].DATAIN
I4[0] => inst6[0].DATAIN
I4[1] => inst6[1].DATAIN
I4[2] => inst6[2].DATAIN
I4[3] => inst6[3].DATAIN
I4[4] => inst6[4].DATAIN
I4[5] => inst6[5].DATAIN
I4[6] => inst6[6].DATAIN
I4[7] => inst6[7].DATAIN
I4[8] => inst6[8].DATAIN
I4[9] => inst6[9].DATAIN
I4[10] => inst6[10].DATAIN
I4[11] => inst6[11].DATAIN
I4[12] => inst6[12].DATAIN
I4[13] => inst6[13].DATAIN
I4[14] => inst6[14].DATAIN
I4[15] => inst6[15].DATAIN
I4[16] => inst6[16].DATAIN
I4[17] => inst6[17].DATAIN
I4[18] => inst6[18].DATAIN
I4[19] => inst6[19].DATAIN
I4[20] => inst6[20].DATAIN
I4[21] => inst6[21].DATAIN
I4[22] => inst6[22].DATAIN
I4[23] => inst6[23].DATAIN
I4[24] => inst6[24].DATAIN
I4[25] => inst6[25].DATAIN
I4[26] => inst6[26].DATAIN
I4[27] => inst6[27].DATAIN
I4[28] => inst6[28].DATAIN
I4[29] => inst6[29].DATAIN
I4[30] => inst6[30].DATAIN
I4[31] => inst6[31].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN
I7[0] => inst9[0].DATAIN
I7[1] => inst9[1].DATAIN
I7[2] => inst9[2].DATAIN
I7[3] => inst9[3].DATAIN
I7[4] => inst9[4].DATAIN
I7[5] => inst9[5].DATAIN
I7[6] => inst9[6].DATAIN
I7[7] => inst9[7].DATAIN
I7[8] => inst9[8].DATAIN
I7[9] => inst9[9].DATAIN
I7[10] => inst9[10].DATAIN
I7[11] => inst9[11].DATAIN
I7[12] => inst9[12].DATAIN
I7[13] => inst9[13].DATAIN
I7[14] => inst9[14].DATAIN
I7[15] => inst9[15].DATAIN
I7[16] => inst9[16].DATAIN
I7[17] => inst9[17].DATAIN
I7[18] => inst9[18].DATAIN
I7[19] => inst9[19].DATAIN
I7[20] => inst9[20].DATAIN
I7[21] => inst9[21].DATAIN
I7[22] => inst9[22].DATAIN
I7[23] => inst9[23].DATAIN
I7[24] => inst9[24].DATAIN
I7[25] => inst9[25].DATAIN
I7[26] => inst9[26].DATAIN
I7[27] => inst9[27].DATAIN
I7[28] => inst9[28].DATAIN
I7[29] => inst9[29].DATAIN
I7[30] => inst9[30].DATAIN
I7[31] => inst9[31].DATAIN


|ARP|rv32i_debug:inst3|tc:inst9|mx8_32b:inst11|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|tc:inst9|mx8_32b:inst11|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|mx8_32b:inst11|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|shft12l32:inst16
X[0] <= <GND>
X[1] <= <GND>
X[2] <= <GND>
X[3] <= <GND>
X[4] <= <GND>
X[5] <= <GND>
X[6] <= <GND>
X[7] <= <GND>
X[8] <= <GND>
X[9] <= <GND>
X[10] <= <GND>
X[11] <= <GND>
X[12] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[12].DATAIN
A[1] => X[13].DATAIN
A[2] => X[14].DATAIN
A[3] => X[15].DATAIN
A[4] => X[16].DATAIN
A[5] => X[17].DATAIN
A[6] => X[18].DATAIN
A[7] => X[19].DATAIN
A[8] => X[20].DATAIN
A[9] => X[21].DATAIN
A[10] => X[22].DATAIN
A[11] => X[23].DATAIN
A[12] => X[24].DATAIN
A[13] => X[25].DATAIN
A[14] => X[26].DATAIN
A[15] => X[27].DATAIN
A[16] => X[28].DATAIN
A[17] => X[29].DATAIN
A[18] => X[30].DATAIN
A[19] => X[31].DATAIN


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst13|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|add_32:inst14|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|pcinc32:inst15
pcinc[0] <= <GND>
pcinc[1] <= <GND>
pcinc[2] <= <VCC>
pcinc[3] <= <GND>
pcinc[4] <= <GND>
pcinc[5] <= <GND>
pcinc[6] <= <GND>
pcinc[7] <= <GND>
pcinc[8] <= <GND>
pcinc[9] <= <GND>
pcinc[10] <= <GND>
pcinc[11] <= <GND>
pcinc[12] <= <GND>
pcinc[13] <= <GND>
pcinc[14] <= <GND>
pcinc[15] <= <GND>
pcinc[16] <= <GND>
pcinc[17] <= <GND>
pcinc[18] <= <GND>
pcinc[19] <= <GND>
pcinc[20] <= <GND>
pcinc[21] <= <GND>
pcinc[22] <= <GND>
pcinc[23] <= <GND>
pcinc[24] <= <GND>
pcinc[25] <= <GND>
pcinc[26] <= <GND>
pcinc[27] <= <GND>
pcinc[28] <= <GND>
pcinc[29] <= <GND>
pcinc[30] <= <GND>
pcinc[31] <= <GND>


|ARP|rv32i_debug:inst3|tc:inst9|cd8_3:inst12
V <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O[0] <= mx2_2b:inst3.O[0]
O[1] <= mx2_2b:inst3.O[1]
O[2] <= cd4_2:inst1.V
D4 => cd4_2:inst1.D0
D5 => cd4_2:inst1.D1
D6 => cd4_2:inst1.D2
D7 => cd4_2:inst1.D3
D0 => cd4_2:inst.D0
D1 => cd4_2:inst.D1
D2 => cd4_2:inst.D2
D3 => cd4_2:inst.D3


|ARP|rv32i_debug:inst3|tc:inst9|cd8_3:inst12|cd4_2:inst1
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|cd8_3:inst12|mx2_2b:inst3
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
S => inst3.IN0
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN


|ARP|rv32i_debug:inst3|tc:inst9|cd8_3:inst12|cd4_2:inst
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|tc:inst9|mx2_3b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
S => inst3.IN0
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12
X[0] <= mx8_32b:inst.O[0]
X[1] <= mx8_32b:inst.O[1]
X[2] <= mx8_32b:inst.O[2]
X[3] <= mx8_32b:inst.O[3]
X[4] <= mx8_32b:inst.O[4]
X[5] <= mx8_32b:inst.O[5]
X[6] <= mx8_32b:inst.O[6]
X[7] <= mx8_32b:inst.O[7]
X[8] <= mx8_32b:inst.O[8]
X[9] <= mx8_32b:inst.O[9]
X[10] <= mx8_32b:inst.O[10]
X[11] <= mx8_32b:inst.O[11]
X[12] <= mx8_32b:inst.O[12]
X[13] <= mx8_32b:inst.O[13]
X[14] <= mx8_32b:inst.O[14]
X[15] <= mx8_32b:inst.O[15]
X[16] <= mx8_32b:inst.O[16]
X[17] <= mx8_32b:inst.O[17]
X[18] <= mx8_32b:inst.O[18]
X[19] <= mx8_32b:inst.O[19]
X[20] <= mx8_32b:inst.O[20]
X[21] <= mx8_32b:inst.O[21]
X[22] <= mx8_32b:inst.O[22]
X[23] <= mx8_32b:inst.O[23]
X[24] <= mx8_32b:inst.O[24]
X[25] <= mx8_32b:inst.O[25]
X[26] <= mx8_32b:inst.O[26]
X[27] <= mx8_32b:inst.O[27]
X[28] <= mx8_32b:inst.O[28]
X[29] <= mx8_32b:inst.O[29]
X[30] <= mx8_32b:inst.O[30]
X[31] <= mx8_32b:inst.O[31]
op-imm => inst6.IN0
func7[0] => ~NO_FANOUT~
func7[1] => ~NO_FANOUT~
func7[2] => ~NO_FANOUT~
func7[3] => ~NO_FANOUT~
func7[4] => ~NO_FANOUT~
func7[5] => inst5.IN1
func7[5] => shftr32:inst15.ar
func7[6] => ~NO_FANOUT~
A[0] => add_sub_32:inst2.A[0]
A[0] => shftl32:inst14.A[0]
A[0] => slt32:inst1.A[0]
A[0] => sltu32:inst4.A[0]
A[0] => xor32:inst3.A[0]
A[0] => shftr32:inst15.A[0]
A[0] => or32:inst13.A[0]
A[0] => and32:inst16.A[0]
A[1] => add_sub_32:inst2.A[1]
A[1] => shftl32:inst14.A[1]
A[1] => slt32:inst1.A[1]
A[1] => sltu32:inst4.A[1]
A[1] => xor32:inst3.A[1]
A[1] => shftr32:inst15.A[1]
A[1] => or32:inst13.A[1]
A[1] => and32:inst16.A[1]
A[2] => add_sub_32:inst2.A[2]
A[2] => shftl32:inst14.A[2]
A[2] => slt32:inst1.A[2]
A[2] => sltu32:inst4.A[2]
A[2] => xor32:inst3.A[2]
A[2] => shftr32:inst15.A[2]
A[2] => or32:inst13.A[2]
A[2] => and32:inst16.A[2]
A[3] => add_sub_32:inst2.A[3]
A[3] => shftl32:inst14.A[3]
A[3] => slt32:inst1.A[3]
A[3] => sltu32:inst4.A[3]
A[3] => xor32:inst3.A[3]
A[3] => shftr32:inst15.A[3]
A[3] => or32:inst13.A[3]
A[3] => and32:inst16.A[3]
A[4] => add_sub_32:inst2.A[4]
A[4] => shftl32:inst14.A[4]
A[4] => slt32:inst1.A[4]
A[4] => sltu32:inst4.A[4]
A[4] => xor32:inst3.A[4]
A[4] => shftr32:inst15.A[4]
A[4] => or32:inst13.A[4]
A[4] => and32:inst16.A[4]
A[5] => add_sub_32:inst2.A[5]
A[5] => shftl32:inst14.A[5]
A[5] => slt32:inst1.A[5]
A[5] => sltu32:inst4.A[5]
A[5] => xor32:inst3.A[5]
A[5] => shftr32:inst15.A[5]
A[5] => or32:inst13.A[5]
A[5] => and32:inst16.A[5]
A[6] => add_sub_32:inst2.A[6]
A[6] => shftl32:inst14.A[6]
A[6] => slt32:inst1.A[6]
A[6] => sltu32:inst4.A[6]
A[6] => xor32:inst3.A[6]
A[6] => shftr32:inst15.A[6]
A[6] => or32:inst13.A[6]
A[6] => and32:inst16.A[6]
A[7] => add_sub_32:inst2.A[7]
A[7] => shftl32:inst14.A[7]
A[7] => slt32:inst1.A[7]
A[7] => sltu32:inst4.A[7]
A[7] => xor32:inst3.A[7]
A[7] => shftr32:inst15.A[7]
A[7] => or32:inst13.A[7]
A[7] => and32:inst16.A[7]
A[8] => add_sub_32:inst2.A[8]
A[8] => shftl32:inst14.A[8]
A[8] => slt32:inst1.A[8]
A[8] => sltu32:inst4.A[8]
A[8] => xor32:inst3.A[8]
A[8] => shftr32:inst15.A[8]
A[8] => or32:inst13.A[8]
A[8] => and32:inst16.A[8]
A[9] => add_sub_32:inst2.A[9]
A[9] => shftl32:inst14.A[9]
A[9] => slt32:inst1.A[9]
A[9] => sltu32:inst4.A[9]
A[9] => xor32:inst3.A[9]
A[9] => shftr32:inst15.A[9]
A[9] => or32:inst13.A[9]
A[9] => and32:inst16.A[9]
A[10] => add_sub_32:inst2.A[10]
A[10] => shftl32:inst14.A[10]
A[10] => slt32:inst1.A[10]
A[10] => sltu32:inst4.A[10]
A[10] => xor32:inst3.A[10]
A[10] => shftr32:inst15.A[10]
A[10] => or32:inst13.A[10]
A[10] => and32:inst16.A[10]
A[11] => add_sub_32:inst2.A[11]
A[11] => shftl32:inst14.A[11]
A[11] => slt32:inst1.A[11]
A[11] => sltu32:inst4.A[11]
A[11] => xor32:inst3.A[11]
A[11] => shftr32:inst15.A[11]
A[11] => or32:inst13.A[11]
A[11] => and32:inst16.A[11]
A[12] => add_sub_32:inst2.A[12]
A[12] => shftl32:inst14.A[12]
A[12] => slt32:inst1.A[12]
A[12] => sltu32:inst4.A[12]
A[12] => xor32:inst3.A[12]
A[12] => shftr32:inst15.A[12]
A[12] => or32:inst13.A[12]
A[12] => and32:inst16.A[12]
A[13] => add_sub_32:inst2.A[13]
A[13] => shftl32:inst14.A[13]
A[13] => slt32:inst1.A[13]
A[13] => sltu32:inst4.A[13]
A[13] => xor32:inst3.A[13]
A[13] => shftr32:inst15.A[13]
A[13] => or32:inst13.A[13]
A[13] => and32:inst16.A[13]
A[14] => add_sub_32:inst2.A[14]
A[14] => shftl32:inst14.A[14]
A[14] => slt32:inst1.A[14]
A[14] => sltu32:inst4.A[14]
A[14] => xor32:inst3.A[14]
A[14] => shftr32:inst15.A[14]
A[14] => or32:inst13.A[14]
A[14] => and32:inst16.A[14]
A[15] => add_sub_32:inst2.A[15]
A[15] => shftl32:inst14.A[15]
A[15] => slt32:inst1.A[15]
A[15] => sltu32:inst4.A[15]
A[15] => xor32:inst3.A[15]
A[15] => shftr32:inst15.A[15]
A[15] => or32:inst13.A[15]
A[15] => and32:inst16.A[15]
A[16] => add_sub_32:inst2.A[16]
A[16] => shftl32:inst14.A[16]
A[16] => slt32:inst1.A[16]
A[16] => sltu32:inst4.A[16]
A[16] => xor32:inst3.A[16]
A[16] => shftr32:inst15.A[16]
A[16] => or32:inst13.A[16]
A[16] => and32:inst16.A[16]
A[17] => add_sub_32:inst2.A[17]
A[17] => shftl32:inst14.A[17]
A[17] => slt32:inst1.A[17]
A[17] => sltu32:inst4.A[17]
A[17] => xor32:inst3.A[17]
A[17] => shftr32:inst15.A[17]
A[17] => or32:inst13.A[17]
A[17] => and32:inst16.A[17]
A[18] => add_sub_32:inst2.A[18]
A[18] => shftl32:inst14.A[18]
A[18] => slt32:inst1.A[18]
A[18] => sltu32:inst4.A[18]
A[18] => xor32:inst3.A[18]
A[18] => shftr32:inst15.A[18]
A[18] => or32:inst13.A[18]
A[18] => and32:inst16.A[18]
A[19] => add_sub_32:inst2.A[19]
A[19] => shftl32:inst14.A[19]
A[19] => slt32:inst1.A[19]
A[19] => sltu32:inst4.A[19]
A[19] => xor32:inst3.A[19]
A[19] => shftr32:inst15.A[19]
A[19] => or32:inst13.A[19]
A[19] => and32:inst16.A[19]
A[20] => add_sub_32:inst2.A[20]
A[20] => shftl32:inst14.A[20]
A[20] => slt32:inst1.A[20]
A[20] => sltu32:inst4.A[20]
A[20] => xor32:inst3.A[20]
A[20] => shftr32:inst15.A[20]
A[20] => or32:inst13.A[20]
A[20] => and32:inst16.A[20]
A[21] => add_sub_32:inst2.A[21]
A[21] => shftl32:inst14.A[21]
A[21] => slt32:inst1.A[21]
A[21] => sltu32:inst4.A[21]
A[21] => xor32:inst3.A[21]
A[21] => shftr32:inst15.A[21]
A[21] => or32:inst13.A[21]
A[21] => and32:inst16.A[21]
A[22] => add_sub_32:inst2.A[22]
A[22] => shftl32:inst14.A[22]
A[22] => slt32:inst1.A[22]
A[22] => sltu32:inst4.A[22]
A[22] => xor32:inst3.A[22]
A[22] => shftr32:inst15.A[22]
A[22] => or32:inst13.A[22]
A[22] => and32:inst16.A[22]
A[23] => add_sub_32:inst2.A[23]
A[23] => shftl32:inst14.A[23]
A[23] => slt32:inst1.A[23]
A[23] => sltu32:inst4.A[23]
A[23] => xor32:inst3.A[23]
A[23] => shftr32:inst15.A[23]
A[23] => or32:inst13.A[23]
A[23] => and32:inst16.A[23]
A[24] => add_sub_32:inst2.A[24]
A[24] => shftl32:inst14.A[24]
A[24] => slt32:inst1.A[24]
A[24] => sltu32:inst4.A[24]
A[24] => xor32:inst3.A[24]
A[24] => shftr32:inst15.A[24]
A[24] => or32:inst13.A[24]
A[24] => and32:inst16.A[24]
A[25] => add_sub_32:inst2.A[25]
A[25] => shftl32:inst14.A[25]
A[25] => slt32:inst1.A[25]
A[25] => sltu32:inst4.A[25]
A[25] => xor32:inst3.A[25]
A[25] => shftr32:inst15.A[25]
A[25] => or32:inst13.A[25]
A[25] => and32:inst16.A[25]
A[26] => add_sub_32:inst2.A[26]
A[26] => shftl32:inst14.A[26]
A[26] => slt32:inst1.A[26]
A[26] => sltu32:inst4.A[26]
A[26] => xor32:inst3.A[26]
A[26] => shftr32:inst15.A[26]
A[26] => or32:inst13.A[26]
A[26] => and32:inst16.A[26]
A[27] => add_sub_32:inst2.A[27]
A[27] => shftl32:inst14.A[27]
A[27] => slt32:inst1.A[27]
A[27] => sltu32:inst4.A[27]
A[27] => xor32:inst3.A[27]
A[27] => shftr32:inst15.A[27]
A[27] => or32:inst13.A[27]
A[27] => and32:inst16.A[27]
A[28] => add_sub_32:inst2.A[28]
A[28] => shftl32:inst14.A[28]
A[28] => slt32:inst1.A[28]
A[28] => sltu32:inst4.A[28]
A[28] => xor32:inst3.A[28]
A[28] => shftr32:inst15.A[28]
A[28] => or32:inst13.A[28]
A[28] => and32:inst16.A[28]
A[29] => add_sub_32:inst2.A[29]
A[29] => shftl32:inst14.A[29]
A[29] => slt32:inst1.A[29]
A[29] => sltu32:inst4.A[29]
A[29] => xor32:inst3.A[29]
A[29] => shftr32:inst15.A[29]
A[29] => or32:inst13.A[29]
A[29] => and32:inst16.A[29]
A[30] => add_sub_32:inst2.A[30]
A[30] => shftl32:inst14.A[30]
A[30] => slt32:inst1.A[30]
A[30] => sltu32:inst4.A[30]
A[30] => xor32:inst3.A[30]
A[30] => shftr32:inst15.A[30]
A[30] => or32:inst13.A[30]
A[30] => and32:inst16.A[30]
A[31] => add_sub_32:inst2.A[31]
A[31] => shftl32:inst14.A[31]
A[31] => slt32:inst1.A[31]
A[31] => sltu32:inst4.A[31]
A[31] => xor32:inst3.A[31]
A[31] => shftr32:inst15.A[31]
A[31] => or32:inst13.A[31]
A[31] => and32:inst16.A[31]
B[0] => add_sub_32:inst2.B[0]
B[0] => shftl32:inst14.B[0]
B[0] => slt32:inst1.B[0]
B[0] => sltu32:inst4.B[0]
B[0] => xor32:inst3.B[0]
B[0] => shftr32:inst15.B[0]
B[0] => or32:inst13.B[0]
B[0] => and32:inst16.B[0]
B[1] => add_sub_32:inst2.B[1]
B[1] => shftl32:inst14.B[1]
B[1] => slt32:inst1.B[1]
B[1] => sltu32:inst4.B[1]
B[1] => xor32:inst3.B[1]
B[1] => shftr32:inst15.B[1]
B[1] => or32:inst13.B[1]
B[1] => and32:inst16.B[1]
B[2] => add_sub_32:inst2.B[2]
B[2] => shftl32:inst14.B[2]
B[2] => slt32:inst1.B[2]
B[2] => sltu32:inst4.B[2]
B[2] => xor32:inst3.B[2]
B[2] => shftr32:inst15.B[2]
B[2] => or32:inst13.B[2]
B[2] => and32:inst16.B[2]
B[3] => add_sub_32:inst2.B[3]
B[3] => shftl32:inst14.B[3]
B[3] => slt32:inst1.B[3]
B[3] => sltu32:inst4.B[3]
B[3] => xor32:inst3.B[3]
B[3] => shftr32:inst15.B[3]
B[3] => or32:inst13.B[3]
B[3] => and32:inst16.B[3]
B[4] => add_sub_32:inst2.B[4]
B[4] => shftl32:inst14.B[4]
B[4] => slt32:inst1.B[4]
B[4] => sltu32:inst4.B[4]
B[4] => xor32:inst3.B[4]
B[4] => shftr32:inst15.B[4]
B[4] => or32:inst13.B[4]
B[4] => and32:inst16.B[4]
B[5] => add_sub_32:inst2.B[5]
B[5] => shftl32:inst14.B[5]
B[5] => slt32:inst1.B[5]
B[5] => sltu32:inst4.B[5]
B[5] => xor32:inst3.B[5]
B[5] => shftr32:inst15.B[5]
B[5] => or32:inst13.B[5]
B[5] => and32:inst16.B[5]
B[6] => add_sub_32:inst2.B[6]
B[6] => shftl32:inst14.B[6]
B[6] => slt32:inst1.B[6]
B[6] => sltu32:inst4.B[6]
B[6] => xor32:inst3.B[6]
B[6] => shftr32:inst15.B[6]
B[6] => or32:inst13.B[6]
B[6] => and32:inst16.B[6]
B[7] => add_sub_32:inst2.B[7]
B[7] => shftl32:inst14.B[7]
B[7] => slt32:inst1.B[7]
B[7] => sltu32:inst4.B[7]
B[7] => xor32:inst3.B[7]
B[7] => shftr32:inst15.B[7]
B[7] => or32:inst13.B[7]
B[7] => and32:inst16.B[7]
B[8] => add_sub_32:inst2.B[8]
B[8] => shftl32:inst14.B[8]
B[8] => slt32:inst1.B[8]
B[8] => sltu32:inst4.B[8]
B[8] => xor32:inst3.B[8]
B[8] => shftr32:inst15.B[8]
B[8] => or32:inst13.B[8]
B[8] => and32:inst16.B[8]
B[9] => add_sub_32:inst2.B[9]
B[9] => shftl32:inst14.B[9]
B[9] => slt32:inst1.B[9]
B[9] => sltu32:inst4.B[9]
B[9] => xor32:inst3.B[9]
B[9] => shftr32:inst15.B[9]
B[9] => or32:inst13.B[9]
B[9] => and32:inst16.B[9]
B[10] => add_sub_32:inst2.B[10]
B[10] => shftl32:inst14.B[10]
B[10] => slt32:inst1.B[10]
B[10] => sltu32:inst4.B[10]
B[10] => xor32:inst3.B[10]
B[10] => shftr32:inst15.B[10]
B[10] => or32:inst13.B[10]
B[10] => and32:inst16.B[10]
B[11] => add_sub_32:inst2.B[11]
B[11] => shftl32:inst14.B[11]
B[11] => slt32:inst1.B[11]
B[11] => sltu32:inst4.B[11]
B[11] => xor32:inst3.B[11]
B[11] => shftr32:inst15.B[11]
B[11] => or32:inst13.B[11]
B[11] => and32:inst16.B[11]
B[12] => add_sub_32:inst2.B[12]
B[12] => shftl32:inst14.B[12]
B[12] => slt32:inst1.B[12]
B[12] => sltu32:inst4.B[12]
B[12] => xor32:inst3.B[12]
B[12] => shftr32:inst15.B[12]
B[12] => or32:inst13.B[12]
B[12] => and32:inst16.B[12]
B[13] => add_sub_32:inst2.B[13]
B[13] => shftl32:inst14.B[13]
B[13] => slt32:inst1.B[13]
B[13] => sltu32:inst4.B[13]
B[13] => xor32:inst3.B[13]
B[13] => shftr32:inst15.B[13]
B[13] => or32:inst13.B[13]
B[13] => and32:inst16.B[13]
B[14] => add_sub_32:inst2.B[14]
B[14] => shftl32:inst14.B[14]
B[14] => slt32:inst1.B[14]
B[14] => sltu32:inst4.B[14]
B[14] => xor32:inst3.B[14]
B[14] => shftr32:inst15.B[14]
B[14] => or32:inst13.B[14]
B[14] => and32:inst16.B[14]
B[15] => add_sub_32:inst2.B[15]
B[15] => shftl32:inst14.B[15]
B[15] => slt32:inst1.B[15]
B[15] => sltu32:inst4.B[15]
B[15] => xor32:inst3.B[15]
B[15] => shftr32:inst15.B[15]
B[15] => or32:inst13.B[15]
B[15] => and32:inst16.B[15]
B[16] => add_sub_32:inst2.B[16]
B[16] => shftl32:inst14.B[16]
B[16] => slt32:inst1.B[16]
B[16] => sltu32:inst4.B[16]
B[16] => xor32:inst3.B[16]
B[16] => shftr32:inst15.B[16]
B[16] => or32:inst13.B[16]
B[16] => and32:inst16.B[16]
B[17] => add_sub_32:inst2.B[17]
B[17] => shftl32:inst14.B[17]
B[17] => slt32:inst1.B[17]
B[17] => sltu32:inst4.B[17]
B[17] => xor32:inst3.B[17]
B[17] => shftr32:inst15.B[17]
B[17] => or32:inst13.B[17]
B[17] => and32:inst16.B[17]
B[18] => add_sub_32:inst2.B[18]
B[18] => shftl32:inst14.B[18]
B[18] => slt32:inst1.B[18]
B[18] => sltu32:inst4.B[18]
B[18] => xor32:inst3.B[18]
B[18] => shftr32:inst15.B[18]
B[18] => or32:inst13.B[18]
B[18] => and32:inst16.B[18]
B[19] => add_sub_32:inst2.B[19]
B[19] => shftl32:inst14.B[19]
B[19] => slt32:inst1.B[19]
B[19] => sltu32:inst4.B[19]
B[19] => xor32:inst3.B[19]
B[19] => shftr32:inst15.B[19]
B[19] => or32:inst13.B[19]
B[19] => and32:inst16.B[19]
B[20] => add_sub_32:inst2.B[20]
B[20] => shftl32:inst14.B[20]
B[20] => slt32:inst1.B[20]
B[20] => sltu32:inst4.B[20]
B[20] => xor32:inst3.B[20]
B[20] => shftr32:inst15.B[20]
B[20] => or32:inst13.B[20]
B[20] => and32:inst16.B[20]
B[21] => add_sub_32:inst2.B[21]
B[21] => shftl32:inst14.B[21]
B[21] => slt32:inst1.B[21]
B[21] => sltu32:inst4.B[21]
B[21] => xor32:inst3.B[21]
B[21] => shftr32:inst15.B[21]
B[21] => or32:inst13.B[21]
B[21] => and32:inst16.B[21]
B[22] => add_sub_32:inst2.B[22]
B[22] => shftl32:inst14.B[22]
B[22] => slt32:inst1.B[22]
B[22] => sltu32:inst4.B[22]
B[22] => xor32:inst3.B[22]
B[22] => shftr32:inst15.B[22]
B[22] => or32:inst13.B[22]
B[22] => and32:inst16.B[22]
B[23] => add_sub_32:inst2.B[23]
B[23] => shftl32:inst14.B[23]
B[23] => slt32:inst1.B[23]
B[23] => sltu32:inst4.B[23]
B[23] => xor32:inst3.B[23]
B[23] => shftr32:inst15.B[23]
B[23] => or32:inst13.B[23]
B[23] => and32:inst16.B[23]
B[24] => add_sub_32:inst2.B[24]
B[24] => shftl32:inst14.B[24]
B[24] => slt32:inst1.B[24]
B[24] => sltu32:inst4.B[24]
B[24] => xor32:inst3.B[24]
B[24] => shftr32:inst15.B[24]
B[24] => or32:inst13.B[24]
B[24] => and32:inst16.B[24]
B[25] => add_sub_32:inst2.B[25]
B[25] => shftl32:inst14.B[25]
B[25] => slt32:inst1.B[25]
B[25] => sltu32:inst4.B[25]
B[25] => xor32:inst3.B[25]
B[25] => shftr32:inst15.B[25]
B[25] => or32:inst13.B[25]
B[25] => and32:inst16.B[25]
B[26] => add_sub_32:inst2.B[26]
B[26] => shftl32:inst14.B[26]
B[26] => slt32:inst1.B[26]
B[26] => sltu32:inst4.B[26]
B[26] => xor32:inst3.B[26]
B[26] => shftr32:inst15.B[26]
B[26] => or32:inst13.B[26]
B[26] => and32:inst16.B[26]
B[27] => add_sub_32:inst2.B[27]
B[27] => shftl32:inst14.B[27]
B[27] => slt32:inst1.B[27]
B[27] => sltu32:inst4.B[27]
B[27] => xor32:inst3.B[27]
B[27] => shftr32:inst15.B[27]
B[27] => or32:inst13.B[27]
B[27] => and32:inst16.B[27]
B[28] => add_sub_32:inst2.B[28]
B[28] => shftl32:inst14.B[28]
B[28] => slt32:inst1.B[28]
B[28] => sltu32:inst4.B[28]
B[28] => xor32:inst3.B[28]
B[28] => shftr32:inst15.B[28]
B[28] => or32:inst13.B[28]
B[28] => and32:inst16.B[28]
B[29] => add_sub_32:inst2.B[29]
B[29] => shftl32:inst14.B[29]
B[29] => slt32:inst1.B[29]
B[29] => sltu32:inst4.B[29]
B[29] => xor32:inst3.B[29]
B[29] => shftr32:inst15.B[29]
B[29] => or32:inst13.B[29]
B[29] => and32:inst16.B[29]
B[30] => add_sub_32:inst2.B[30]
B[30] => shftl32:inst14.B[30]
B[30] => slt32:inst1.B[30]
B[30] => sltu32:inst4.B[30]
B[30] => xor32:inst3.B[30]
B[30] => shftr32:inst15.B[30]
B[30] => or32:inst13.B[30]
B[30] => and32:inst16.B[30]
B[31] => add_sub_32:inst2.B[31]
B[31] => shftl32:inst14.B[31]
B[31] => slt32:inst1.B[31]
B[31] => sltu32:inst4.B[31]
B[31] => xor32:inst3.B[31]
B[31] => shftr32:inst15.B[31]
B[31] => or32:inst13.B[31]
B[31] => and32:inst16.B[31]
func3[0] => mx8_32b:inst.S[0]
func3[1] => mx8_32b:inst.S[1]
func3[2] => mx8_32b:inst.S[2]


|ARP|rv32i_debug:inst3|alu:inst12|mx8_32b:inst
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I6[0] => inst8[0].DATAIN
I6[1] => inst8[1].DATAIN
I6[2] => inst8[2].DATAIN
I6[3] => inst8[3].DATAIN
I6[4] => inst8[4].DATAIN
I6[5] => inst8[5].DATAIN
I6[6] => inst8[6].DATAIN
I6[7] => inst8[7].DATAIN
I6[8] => inst8[8].DATAIN
I6[9] => inst8[9].DATAIN
I6[10] => inst8[10].DATAIN
I6[11] => inst8[11].DATAIN
I6[12] => inst8[12].DATAIN
I6[13] => inst8[13].DATAIN
I6[14] => inst8[14].DATAIN
I6[15] => inst8[15].DATAIN
I6[16] => inst8[16].DATAIN
I6[17] => inst8[17].DATAIN
I6[18] => inst8[18].DATAIN
I6[19] => inst8[19].DATAIN
I6[20] => inst8[20].DATAIN
I6[21] => inst8[21].DATAIN
I6[22] => inst8[22].DATAIN
I6[23] => inst8[23].DATAIN
I6[24] => inst8[24].DATAIN
I6[25] => inst8[25].DATAIN
I6[26] => inst8[26].DATAIN
I6[27] => inst8[27].DATAIN
I6[28] => inst8[28].DATAIN
I6[29] => inst8[29].DATAIN
I6[30] => inst8[30].DATAIN
I6[31] => inst8[31].DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5[0] => inst7[0].DATAIN
I5[1] => inst7[1].DATAIN
I5[2] => inst7[2].DATAIN
I5[3] => inst7[3].DATAIN
I5[4] => inst7[4].DATAIN
I5[5] => inst7[5].DATAIN
I5[6] => inst7[6].DATAIN
I5[7] => inst7[7].DATAIN
I5[8] => inst7[8].DATAIN
I5[9] => inst7[9].DATAIN
I5[10] => inst7[10].DATAIN
I5[11] => inst7[11].DATAIN
I5[12] => inst7[12].DATAIN
I5[13] => inst7[13].DATAIN
I5[14] => inst7[14].DATAIN
I5[15] => inst7[15].DATAIN
I5[16] => inst7[16].DATAIN
I5[17] => inst7[17].DATAIN
I5[18] => inst7[18].DATAIN
I5[19] => inst7[19].DATAIN
I5[20] => inst7[20].DATAIN
I5[21] => inst7[21].DATAIN
I5[22] => inst7[22].DATAIN
I5[23] => inst7[23].DATAIN
I5[24] => inst7[24].DATAIN
I5[25] => inst7[25].DATAIN
I5[26] => inst7[26].DATAIN
I5[27] => inst7[27].DATAIN
I5[28] => inst7[28].DATAIN
I5[29] => inst7[29].DATAIN
I5[30] => inst7[30].DATAIN
I5[31] => inst7[31].DATAIN
I4[0] => inst6[0].DATAIN
I4[1] => inst6[1].DATAIN
I4[2] => inst6[2].DATAIN
I4[3] => inst6[3].DATAIN
I4[4] => inst6[4].DATAIN
I4[5] => inst6[5].DATAIN
I4[6] => inst6[6].DATAIN
I4[7] => inst6[7].DATAIN
I4[8] => inst6[8].DATAIN
I4[9] => inst6[9].DATAIN
I4[10] => inst6[10].DATAIN
I4[11] => inst6[11].DATAIN
I4[12] => inst6[12].DATAIN
I4[13] => inst6[13].DATAIN
I4[14] => inst6[14].DATAIN
I4[15] => inst6[15].DATAIN
I4[16] => inst6[16].DATAIN
I4[17] => inst6[17].DATAIN
I4[18] => inst6[18].DATAIN
I4[19] => inst6[19].DATAIN
I4[20] => inst6[20].DATAIN
I4[21] => inst6[21].DATAIN
I4[22] => inst6[22].DATAIN
I4[23] => inst6[23].DATAIN
I4[24] => inst6[24].DATAIN
I4[25] => inst6[25].DATAIN
I4[26] => inst6[26].DATAIN
I4[27] => inst6[27].DATAIN
I4[28] => inst6[28].DATAIN
I4[29] => inst6[29].DATAIN
I4[30] => inst6[30].DATAIN
I4[31] => inst6[31].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN
I7[0] => inst9[0].DATAIN
I7[1] => inst9[1].DATAIN
I7[2] => inst9[2].DATAIN
I7[3] => inst9[3].DATAIN
I7[4] => inst9[4].DATAIN
I7[5] => inst9[5].DATAIN
I7[6] => inst9[6].DATAIN
I7[7] => inst9[7].DATAIN
I7[8] => inst9[8].DATAIN
I7[9] => inst9[9].DATAIN
I7[10] => inst9[10].DATAIN
I7[11] => inst9[11].DATAIN
I7[12] => inst9[12].DATAIN
I7[13] => inst9[13].DATAIN
I7[14] => inst9[14].DATAIN
I7[15] => inst9[15].DATAIN
I7[16] => inst9[16].DATAIN
I7[17] => inst9[17].DATAIN
I7[18] => inst9[18].DATAIN
I7[19] => inst9[19].DATAIN
I7[20] => inst9[20].DATAIN
I7[21] => inst9[21].DATAIN
I7[22] => inst9[22].DATAIN
I7[23] => inst9[23].DATAIN
I7[24] => inst9[24].DATAIN
I7[25] => inst9[25].DATAIN
I7[26] => inst9[26].DATAIN
I7[27] => inst9[27].DATAIN
I7[28] => inst9[28].DATAIN
I7[29] => inst9[29].DATAIN
I7[30] => inst9[30].DATAIN
I7[31] => inst9[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|mx8_32b:inst|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|alu:inst12|mx8_32b:inst|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|mx8_32b:inst|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2
Cout <= add_32:inst.Cout
sub => add_32:inst.Cin
sub => mx2_32b:inst2.S
A[0] => add_32:inst.A[0]
A[1] => add_32:inst.A[1]
A[2] => add_32:inst.A[2]
A[3] => add_32:inst.A[3]
A[4] => add_32:inst.A[4]
A[5] => add_32:inst.A[5]
A[6] => add_32:inst.A[6]
A[7] => add_32:inst.A[7]
A[8] => add_32:inst.A[8]
A[9] => add_32:inst.A[9]
A[10] => add_32:inst.A[10]
A[11] => add_32:inst.A[11]
A[12] => add_32:inst.A[12]
A[13] => add_32:inst.A[13]
A[14] => add_32:inst.A[14]
A[15] => add_32:inst.A[15]
A[16] => add_32:inst.A[16]
A[17] => add_32:inst.A[17]
A[18] => add_32:inst.A[18]
A[19] => add_32:inst.A[19]
A[20] => add_32:inst.A[20]
A[21] => add_32:inst.A[21]
A[22] => add_32:inst.A[22]
A[23] => add_32:inst.A[23]
A[24] => add_32:inst.A[24]
A[25] => add_32:inst.A[25]
A[26] => add_32:inst.A[26]
A[27] => add_32:inst.A[27]
A[28] => add_32:inst.A[28]
A[29] => add_32:inst.A[29]
A[30] => add_32:inst.A[30]
A[31] => add_32:inst.A[31]
B[0] => mx2_32b:inst2.I0[0]
B[0] => inst3[0].IN0
B[1] => mx2_32b:inst2.I0[1]
B[1] => inst3[1].IN0
B[2] => mx2_32b:inst2.I0[2]
B[2] => inst3[2].IN0
B[3] => mx2_32b:inst2.I0[3]
B[3] => inst3[3].IN0
B[4] => mx2_32b:inst2.I0[4]
B[4] => inst3[4].IN0
B[5] => mx2_32b:inst2.I0[5]
B[5] => inst3[5].IN0
B[6] => mx2_32b:inst2.I0[6]
B[6] => inst3[6].IN0
B[7] => mx2_32b:inst2.I0[7]
B[7] => inst3[7].IN0
B[8] => mx2_32b:inst2.I0[8]
B[8] => inst3[8].IN0
B[9] => mx2_32b:inst2.I0[9]
B[9] => inst3[9].IN0
B[10] => mx2_32b:inst2.I0[10]
B[10] => inst3[10].IN0
B[11] => mx2_32b:inst2.I0[11]
B[11] => inst3[11].IN0
B[12] => mx2_32b:inst2.I0[12]
B[12] => inst3[12].IN0
B[13] => mx2_32b:inst2.I0[13]
B[13] => inst3[13].IN0
B[14] => mx2_32b:inst2.I0[14]
B[14] => inst3[14].IN0
B[15] => mx2_32b:inst2.I0[15]
B[15] => inst3[15].IN0
B[16] => mx2_32b:inst2.I0[16]
B[16] => inst3[16].IN0
B[17] => mx2_32b:inst2.I0[17]
B[17] => inst3[17].IN0
B[18] => mx2_32b:inst2.I0[18]
B[18] => inst3[18].IN0
B[19] => mx2_32b:inst2.I0[19]
B[19] => inst3[19].IN0
B[20] => mx2_32b:inst2.I0[20]
B[20] => inst3[20].IN0
B[21] => mx2_32b:inst2.I0[21]
B[21] => inst3[21].IN0
B[22] => mx2_32b:inst2.I0[22]
B[22] => inst3[22].IN0
B[23] => mx2_32b:inst2.I0[23]
B[23] => inst3[23].IN0
B[24] => mx2_32b:inst2.I0[24]
B[24] => inst3[24].IN0
B[25] => mx2_32b:inst2.I0[25]
B[25] => inst3[25].IN0
B[26] => mx2_32b:inst2.I0[26]
B[26] => inst3[26].IN0
B[27] => mx2_32b:inst2.I0[27]
B[27] => inst3[27].IN0
B[28] => mx2_32b:inst2.I0[28]
B[28] => inst3[28].IN0
B[29] => mx2_32b:inst2.I0[29]
B[29] => inst3[29].IN0
B[30] => mx2_32b:inst2.I0[30]
B[30] => inst3[30].IN0
B[31] => mx2_32b:inst2.I0[31]
B[31] => inst3[31].IN0
S[0] <= add_32:inst.S[0]
S[1] <= add_32:inst.S[1]
S[2] <= add_32:inst.S[2]
S[3] <= add_32:inst.S[3]
S[4] <= add_32:inst.S[4]
S[5] <= add_32:inst.S[5]
S[6] <= add_32:inst.S[6]
S[7] <= add_32:inst.S[7]
S[8] <= add_32:inst.S[8]
S[9] <= add_32:inst.S[9]
S[10] <= add_32:inst.S[10]
S[11] <= add_32:inst.S[11]
S[12] <= add_32:inst.S[12]
S[13] <= add_32:inst.S[13]
S[14] <= add_32:inst.S[14]
S[15] <= add_32:inst.S[15]
S[16] <= add_32:inst.S[16]
S[17] <= add_32:inst.S[17]
S[18] <= add_32:inst.S[18]
S[19] <= add_32:inst.S[19]
S[20] <= add_32:inst.S[20]
S[21] <= add_32:inst.S[21]
S[22] <= add_32:inst.S[22]
S[23] <= add_32:inst.S[23]
S[24] <= add_32:inst.S[24]
S[25] <= add_32:inst.S[25]
S[26] <= add_32:inst.S[26]
S[27] <= add_32:inst.S[27]
S[28] <= add_32:inst.S[28]
S[29] <= add_32:inst.S[29]
S[30] <= add_32:inst.S[30]
S[31] <= add_32:inst.S[31]


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|add_32:inst|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|alu:inst12|add_sub_32:inst2|mx2_32b:inst2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14
X[0] <= mx2_32b:inst11.O[0]
X[1] <= mx2_32b:inst11.O[1]
X[2] <= mx2_32b:inst11.O[2]
X[3] <= mx2_32b:inst11.O[3]
X[4] <= mx2_32b:inst11.O[4]
X[5] <= mx2_32b:inst11.O[5]
X[6] <= mx2_32b:inst11.O[6]
X[7] <= mx2_32b:inst11.O[7]
X[8] <= mx2_32b:inst11.O[8]
X[9] <= mx2_32b:inst11.O[9]
X[10] <= mx2_32b:inst11.O[10]
X[11] <= mx2_32b:inst11.O[11]
X[12] <= mx2_32b:inst11.O[12]
X[13] <= mx2_32b:inst11.O[13]
X[14] <= mx2_32b:inst11.O[14]
X[15] <= mx2_32b:inst11.O[15]
X[16] <= mx2_32b:inst11.O[16]
X[17] <= mx2_32b:inst11.O[17]
X[18] <= mx2_32b:inst11.O[18]
X[19] <= mx2_32b:inst11.O[19]
X[20] <= mx2_32b:inst11.O[20]
X[21] <= mx2_32b:inst11.O[21]
X[22] <= mx2_32b:inst11.O[22]
X[23] <= mx2_32b:inst11.O[23]
X[24] <= mx2_32b:inst11.O[24]
X[25] <= mx2_32b:inst11.O[25]
X[26] <= mx2_32b:inst11.O[26]
X[27] <= mx2_32b:inst11.O[27]
X[28] <= mx2_32b:inst11.O[28]
X[29] <= mx2_32b:inst11.O[29]
X[30] <= mx2_32b:inst11.O[30]
X[31] <= mx2_32b:inst11.O[31]
B[0] => mx2_32b:inst11.S
B[1] => mx2_32b:inst10.S
B[2] => mx2_32b:inst9.S
B[3] => mx2_32b:inst7.S
B[4] => mx2_32b:inst6.S
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => ~NO_FANOUT~
A[0] => mx2_32b:inst6.I0[0]
A[0] => shft16l32:inst.A[0]
A[1] => mx2_32b:inst6.I0[1]
A[1] => shft16l32:inst.A[1]
A[2] => mx2_32b:inst6.I0[2]
A[2] => shft16l32:inst.A[2]
A[3] => mx2_32b:inst6.I0[3]
A[3] => shft16l32:inst.A[3]
A[4] => mx2_32b:inst6.I0[4]
A[4] => shft16l32:inst.A[4]
A[5] => mx2_32b:inst6.I0[5]
A[5] => shft16l32:inst.A[5]
A[6] => mx2_32b:inst6.I0[6]
A[6] => shft16l32:inst.A[6]
A[7] => mx2_32b:inst6.I0[7]
A[7] => shft16l32:inst.A[7]
A[8] => mx2_32b:inst6.I0[8]
A[8] => shft16l32:inst.A[8]
A[9] => mx2_32b:inst6.I0[9]
A[9] => shft16l32:inst.A[9]
A[10] => mx2_32b:inst6.I0[10]
A[10] => shft16l32:inst.A[10]
A[11] => mx2_32b:inst6.I0[11]
A[11] => shft16l32:inst.A[11]
A[12] => mx2_32b:inst6.I0[12]
A[12] => shft16l32:inst.A[12]
A[13] => mx2_32b:inst6.I0[13]
A[13] => shft16l32:inst.A[13]
A[14] => mx2_32b:inst6.I0[14]
A[14] => shft16l32:inst.A[14]
A[15] => mx2_32b:inst6.I0[15]
A[15] => shft16l32:inst.A[15]
A[16] => mx2_32b:inst6.I0[16]
A[16] => shft16l32:inst.A[16]
A[17] => mx2_32b:inst6.I0[17]
A[17] => shft16l32:inst.A[17]
A[18] => mx2_32b:inst6.I0[18]
A[18] => shft16l32:inst.A[18]
A[19] => mx2_32b:inst6.I0[19]
A[19] => shft16l32:inst.A[19]
A[20] => mx2_32b:inst6.I0[20]
A[20] => shft16l32:inst.A[20]
A[21] => mx2_32b:inst6.I0[21]
A[21] => shft16l32:inst.A[21]
A[22] => mx2_32b:inst6.I0[22]
A[22] => shft16l32:inst.A[22]
A[23] => mx2_32b:inst6.I0[23]
A[23] => shft16l32:inst.A[23]
A[24] => mx2_32b:inst6.I0[24]
A[24] => shft16l32:inst.A[24]
A[25] => mx2_32b:inst6.I0[25]
A[25] => shft16l32:inst.A[25]
A[26] => mx2_32b:inst6.I0[26]
A[26] => shft16l32:inst.A[26]
A[27] => mx2_32b:inst6.I0[27]
A[27] => shft16l32:inst.A[27]
A[28] => mx2_32b:inst6.I0[28]
A[28] => shft16l32:inst.A[28]
A[29] => mx2_32b:inst6.I0[29]
A[29] => shft16l32:inst.A[29]
A[30] => mx2_32b:inst6.I0[30]
A[30] => shft16l32:inst.A[30]
A[31] => mx2_32b:inst6.I0[31]
A[31] => shft16l32:inst.A[31]


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|mx2_32b:inst11
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|mx2_32b:inst10
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|mx2_32b:inst9
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|mx2_32b:inst7
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|mx2_32b:inst6
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|shft16l32:inst
X[0] <= <GND>
X[1] <= <GND>
X[2] <= <GND>
X[3] <= <GND>
X[4] <= <GND>
X[5] <= <GND>
X[6] <= <GND>
X[7] <= <GND>
X[8] <= <GND>
X[9] <= <GND>
X[10] <= <GND>
X[11] <= <GND>
X[12] <= <GND>
X[13] <= <GND>
X[14] <= <GND>
X[15] <= <GND>
X[16] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[16].DATAIN
A[1] => X[17].DATAIN
A[2] => X[18].DATAIN
A[3] => X[19].DATAIN
A[4] => X[20].DATAIN
A[5] => X[21].DATAIN
A[6] => X[22].DATAIN
A[7] => X[23].DATAIN
A[8] => X[24].DATAIN
A[9] => X[25].DATAIN
A[10] => X[26].DATAIN
A[11] => X[27].DATAIN
A[12] => X[28].DATAIN
A[13] => X[29].DATAIN
A[14] => X[30].DATAIN
A[15] => X[31].DATAIN
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|shft8l32:inst2
X[0] <= <GND>
X[1] <= <GND>
X[2] <= <GND>
X[3] <= <GND>
X[4] <= <GND>
X[5] <= <GND>
X[6] <= <GND>
X[7] <= <GND>
X[8] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[8].DATAIN
A[1] => X[9].DATAIN
A[2] => X[10].DATAIN
A[3] => X[11].DATAIN
A[4] => X[12].DATAIN
A[5] => X[13].DATAIN
A[6] => X[14].DATAIN
A[7] => X[15].DATAIN
A[8] => X[16].DATAIN
A[9] => X[17].DATAIN
A[10] => X[18].DATAIN
A[11] => X[19].DATAIN
A[12] => X[20].DATAIN
A[13] => X[21].DATAIN
A[14] => X[22].DATAIN
A[15] => X[23].DATAIN
A[16] => X[24].DATAIN
A[17] => X[25].DATAIN
A[18] => X[26].DATAIN
A[19] => X[27].DATAIN
A[20] => X[28].DATAIN
A[21] => X[29].DATAIN
A[22] => X[30].DATAIN
A[23] => X[31].DATAIN
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|shft4l32:inst3
X[0] <= <GND>
X[1] <= <GND>
X[2] <= <GND>
X[3] <= <GND>
X[4] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[4].DATAIN
A[1] => X[5].DATAIN
A[2] => X[6].DATAIN
A[3] => X[7].DATAIN
A[4] => X[8].DATAIN
A[5] => X[9].DATAIN
A[6] => X[10].DATAIN
A[7] => X[11].DATAIN
A[8] => X[12].DATAIN
A[9] => X[13].DATAIN
A[10] => X[14].DATAIN
A[11] => X[15].DATAIN
A[12] => X[16].DATAIN
A[13] => X[17].DATAIN
A[14] => X[18].DATAIN
A[15] => X[19].DATAIN
A[16] => X[20].DATAIN
A[17] => X[21].DATAIN
A[18] => X[22].DATAIN
A[19] => X[23].DATAIN
A[20] => X[24].DATAIN
A[21] => X[25].DATAIN
A[22] => X[26].DATAIN
A[23] => X[27].DATAIN
A[24] => X[28].DATAIN
A[25] => X[29].DATAIN
A[26] => X[30].DATAIN
A[27] => X[31].DATAIN
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|shft2l32:inst4
X[0] <= <GND>
X[1] <= <GND>
X[2] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[2].DATAIN
A[1] => X[3].DATAIN
A[2] => X[4].DATAIN
A[3] => X[5].DATAIN
A[4] => X[6].DATAIN
A[5] => X[7].DATAIN
A[6] => X[8].DATAIN
A[7] => X[9].DATAIN
A[8] => X[10].DATAIN
A[9] => X[11].DATAIN
A[10] => X[12].DATAIN
A[11] => X[13].DATAIN
A[12] => X[14].DATAIN
A[13] => X[15].DATAIN
A[14] => X[16].DATAIN
A[15] => X[17].DATAIN
A[16] => X[18].DATAIN
A[17] => X[19].DATAIN
A[18] => X[20].DATAIN
A[19] => X[21].DATAIN
A[20] => X[22].DATAIN
A[21] => X[23].DATAIN
A[22] => X[24].DATAIN
A[23] => X[25].DATAIN
A[24] => X[26].DATAIN
A[25] => X[27].DATAIN
A[26] => X[28].DATAIN
A[27] => X[29].DATAIN
A[28] => X[30].DATAIN
A[29] => X[31].DATAIN
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~


|ARP|rv32i_debug:inst3|alu:inst12|shftl32:inst14|shft1l32:inst5
X[0] <= <GND>
X[1] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
A[0] => X[1].DATAIN
A[1] => X[2].DATAIN
A[2] => X[3].DATAIN
A[3] => X[4].DATAIN
A[4] => X[5].DATAIN
A[5] => X[6].DATAIN
A[6] => X[7].DATAIN
A[7] => X[8].DATAIN
A[8] => X[9].DATAIN
A[9] => X[10].DATAIN
A[10] => X[11].DATAIN
A[11] => X[12].DATAIN
A[12] => X[13].DATAIN
A[13] => X[14].DATAIN
A[14] => X[15].DATAIN
A[15] => X[16].DATAIN
A[16] => X[17].DATAIN
A[17] => X[18].DATAIN
A[18] => X[19].DATAIN
A[19] => X[20].DATAIN
A[20] => X[21].DATAIN
A[21] => X[22].DATAIN
A[22] => X[23].DATAIN
A[23] => X[24].DATAIN
A[24] => X[25].DATAIN
A[25] => X[26].DATAIN
A[26] => X[27].DATAIN
A[27] => X[28].DATAIN
A[28] => X[29].DATAIN
A[29] => X[30].DATAIN
A[30] => X[31].DATAIN
A[31] => ~NO_FANOUT~


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1
X[0] <= mx2_32b:inst.O[0]
X[1] <= mx2_32b:inst.O[1]
X[2] <= mx2_32b:inst.O[2]
X[3] <= mx2_32b:inst.O[3]
X[4] <= mx2_32b:inst.O[4]
X[5] <= mx2_32b:inst.O[5]
X[6] <= mx2_32b:inst.O[6]
X[7] <= mx2_32b:inst.O[7]
X[8] <= mx2_32b:inst.O[8]
X[9] <= mx2_32b:inst.O[9]
X[10] <= mx2_32b:inst.O[10]
X[11] <= mx2_32b:inst.O[11]
X[12] <= mx2_32b:inst.O[12]
X[13] <= mx2_32b:inst.O[13]
X[14] <= mx2_32b:inst.O[14]
X[15] <= mx2_32b:inst.O[15]
X[16] <= mx2_32b:inst.O[16]
X[17] <= mx2_32b:inst.O[17]
X[18] <= mx2_32b:inst.O[18]
X[19] <= mx2_32b:inst.O[19]
X[20] <= mx2_32b:inst.O[20]
X[21] <= mx2_32b:inst.O[21]
X[22] <= mx2_32b:inst.O[22]
X[23] <= mx2_32b:inst.O[23]
X[24] <= mx2_32b:inst.O[24]
X[25] <= mx2_32b:inst.O[25]
X[26] <= mx2_32b:inst.O[26]
X[27] <= mx2_32b:inst.O[27]
X[28] <= mx2_32b:inst.O[28]
X[29] <= mx2_32b:inst.O[29]
X[30] <= mx2_32b:inst.O[30]
X[31] <= mx2_32b:inst.O[31]
A[0] => cmp32s:inst1.A[0]
A[1] => cmp32s:inst1.A[1]
A[2] => cmp32s:inst1.A[2]
A[3] => cmp32s:inst1.A[3]
A[4] => cmp32s:inst1.A[4]
A[5] => cmp32s:inst1.A[5]
A[6] => cmp32s:inst1.A[6]
A[7] => cmp32s:inst1.A[7]
A[8] => cmp32s:inst1.A[8]
A[9] => cmp32s:inst1.A[9]
A[10] => cmp32s:inst1.A[10]
A[11] => cmp32s:inst1.A[11]
A[12] => cmp32s:inst1.A[12]
A[13] => cmp32s:inst1.A[13]
A[14] => cmp32s:inst1.A[14]
A[15] => cmp32s:inst1.A[15]
A[16] => cmp32s:inst1.A[16]
A[17] => cmp32s:inst1.A[17]
A[18] => cmp32s:inst1.A[18]
A[19] => cmp32s:inst1.A[19]
A[20] => cmp32s:inst1.A[20]
A[21] => cmp32s:inst1.A[21]
A[22] => cmp32s:inst1.A[22]
A[23] => cmp32s:inst1.A[23]
A[24] => cmp32s:inst1.A[24]
A[25] => cmp32s:inst1.A[25]
A[26] => cmp32s:inst1.A[26]
A[27] => cmp32s:inst1.A[27]
A[28] => cmp32s:inst1.A[28]
A[29] => cmp32s:inst1.A[29]
A[30] => cmp32s:inst1.A[30]
A[31] => cmp32s:inst1.A[31]
B[0] => cmp32s:inst1.B[0]
B[1] => cmp32s:inst1.B[1]
B[2] => cmp32s:inst1.B[2]
B[3] => cmp32s:inst1.B[3]
B[4] => cmp32s:inst1.B[4]
B[5] => cmp32s:inst1.B[5]
B[6] => cmp32s:inst1.B[6]
B[7] => cmp32s:inst1.B[7]
B[8] => cmp32s:inst1.B[8]
B[9] => cmp32s:inst1.B[9]
B[10] => cmp32s:inst1.B[10]
B[11] => cmp32s:inst1.B[11]
B[12] => cmp32s:inst1.B[12]
B[13] => cmp32s:inst1.B[13]
B[14] => cmp32s:inst1.B[14]
B[15] => cmp32s:inst1.B[15]
B[16] => cmp32s:inst1.B[16]
B[17] => cmp32s:inst1.B[17]
B[18] => cmp32s:inst1.B[18]
B[19] => cmp32s:inst1.B[19]
B[20] => cmp32s:inst1.B[20]
B[21] => cmp32s:inst1.B[21]
B[22] => cmp32s:inst1.B[22]
B[23] => cmp32s:inst1.B[23]
B[24] => cmp32s:inst1.B[24]
B[25] => cmp32s:inst1.B[25]
B[26] => cmp32s:inst1.B[26]
B[27] => cmp32s:inst1.B[27]
B[28] => cmp32s:inst1.B[28]
B[29] => cmp32s:inst1.B[29]
B[30] => cmp32s:inst1.B[30]
B[31] => cmp32s:inst1.B[31]


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|mx2_32b:inst
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1
E <= cmp32:inst.E1
A[0] => cmp32:inst.A[0]
A[1] => cmp32:inst.A[1]
A[2] => cmp32:inst.A[2]
A[3] => cmp32:inst.A[3]
A[4] => cmp32:inst.A[4]
A[5] => cmp32:inst.A[5]
A[6] => cmp32:inst.A[6]
A[7] => cmp32:inst.A[7]
A[8] => cmp32:inst.A[8]
A[9] => cmp32:inst.A[9]
A[10] => cmp32:inst.A[10]
A[11] => cmp32:inst.A[11]
A[12] => cmp32:inst.A[12]
A[13] => cmp32:inst.A[13]
A[14] => cmp32:inst.A[14]
A[15] => cmp32:inst.A[15]
A[16] => cmp32:inst.A[16]
A[17] => cmp32:inst.A[17]
A[18] => cmp32:inst.A[18]
A[19] => cmp32:inst.A[19]
A[20] => cmp32:inst.A[20]
A[21] => cmp32:inst.A[21]
A[22] => cmp32:inst.A[22]
A[23] => cmp32:inst.A[23]
A[24] => cmp32:inst.A[24]
A[25] => cmp32:inst.A[25]
A[26] => cmp32:inst.A[26]
A[27] => cmp32:inst.A[27]
A[28] => cmp32:inst.A[28]
A[29] => cmp32:inst.A[29]
A[30] => cmp32:inst.A[30]
A[31] => inst8.IN0
A[31] => inst1.IN0
B[0] => cmp32:inst.B[0]
B[1] => cmp32:inst.B[1]
B[2] => cmp32:inst.B[2]
B[3] => cmp32:inst.B[3]
B[4] => cmp32:inst.B[4]
B[5] => cmp32:inst.B[5]
B[6] => cmp32:inst.B[6]
B[7] => cmp32:inst.B[7]
B[8] => cmp32:inst.B[8]
B[9] => cmp32:inst.B[9]
B[10] => cmp32:inst.B[10]
B[11] => cmp32:inst.B[11]
B[12] => cmp32:inst.B[12]
B[13] => cmp32:inst.B[13]
B[14] => cmp32:inst.B[14]
B[15] => cmp32:inst.B[15]
B[16] => cmp32:inst.B[16]
B[17] => cmp32:inst.B[17]
B[18] => cmp32:inst.B[18]
B[19] => cmp32:inst.B[19]
B[20] => cmp32:inst.B[20]
B[21] => cmp32:inst.B[21]
B[22] => cmp32:inst.B[22]
B[23] => cmp32:inst.B[23]
B[24] => cmp32:inst.B[24]
B[25] => cmp32:inst.B[25]
B[26] => cmp32:inst.B[26]
B[27] => cmp32:inst.B[27]
B[28] => cmp32:inst.B[28]
B[29] => cmp32:inst.B[29]
B[30] => cmp32:inst.B[30]
B[31] => inst2.IN1
B[31] => inst7.IN0
L <= mx2_1b:inst12.O
G <= mx2_1b:inst11.O


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst
G1 <= cmp16:inst1.G1
L0 => cmp16:inst.L0
E0 => cmp16:inst.E0
G0 => cmp16:inst.G0
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
A[11] => cmp16:inst.A[11]
A[12] => cmp16:inst.A[12]
A[13] => cmp16:inst.A[13]
A[14] => cmp16:inst.A[14]
A[15] => cmp16:inst.A[15]
A[16] => cmp16:inst1.A[0]
A[17] => cmp16:inst1.A[1]
A[18] => cmp16:inst1.A[2]
A[19] => cmp16:inst1.A[3]
A[20] => cmp16:inst1.A[4]
A[21] => cmp16:inst1.A[5]
A[22] => cmp16:inst1.A[6]
A[23] => cmp16:inst1.A[7]
A[24] => cmp16:inst1.A[8]
A[25] => cmp16:inst1.A[9]
A[26] => cmp16:inst1.A[10]
A[27] => cmp16:inst1.A[11]
A[28] => cmp16:inst1.A[12]
A[29] => cmp16:inst1.A[13]
A[30] => cmp16:inst1.A[14]
A[31] => cmp16:inst1.A[15]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
B[11] => cmp16:inst.B[11]
B[12] => cmp16:inst.B[12]
B[13] => cmp16:inst.B[13]
B[14] => cmp16:inst.B[14]
B[15] => cmp16:inst.B[15]
B[16] => cmp16:inst1.B[0]
B[17] => cmp16:inst1.B[1]
B[18] => cmp16:inst1.B[2]
B[19] => cmp16:inst1.B[3]
B[20] => cmp16:inst1.B[4]
B[21] => cmp16:inst1.B[5]
B[22] => cmp16:inst1.B[6]
B[23] => cmp16:inst1.B[7]
B[24] => cmp16:inst1.B[8]
B[25] => cmp16:inst1.B[9]
B[26] => cmp16:inst1.B[10]
B[27] => cmp16:inst1.B[11]
B[28] => cmp16:inst1.B[12]
B[29] => cmp16:inst1.B[13]
B[30] => cmp16:inst1.B[14]
B[31] => cmp16:inst1.B[15]
E1 <= cmp16:inst1.E1
L1 <= cmp16:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|mx2_1b:inst12
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
S => inst3.IN0
S => inst1.OE
I1 => inst1.DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|cmp32s:inst1|mx2_1b:inst11
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
S => inst3.IN0
S => inst1.OE
I1 => inst1.DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|zero32:inst6
zero[0] <= <GND>
zero[1] <= <GND>
zero[2] <= <GND>
zero[3] <= <GND>
zero[4] <= <GND>
zero[5] <= <GND>
zero[6] <= <GND>
zero[7] <= <GND>
zero[8] <= <GND>
zero[9] <= <GND>
zero[10] <= <GND>
zero[11] <= <GND>
zero[12] <= <GND>
zero[13] <= <GND>
zero[14] <= <GND>
zero[15] <= <GND>
zero[16] <= <GND>
zero[17] <= <GND>
zero[18] <= <GND>
zero[19] <= <GND>
zero[20] <= <GND>
zero[21] <= <GND>
zero[22] <= <GND>
zero[23] <= <GND>
zero[24] <= <GND>
zero[25] <= <GND>
zero[26] <= <GND>
zero[27] <= <GND>
zero[28] <= <GND>
zero[29] <= <GND>
zero[30] <= <GND>
zero[31] <= <GND>


|ARP|rv32i_debug:inst3|alu:inst12|slt32:inst1|true32:inst7
true[0] <= <VCC>
true[1] <= <GND>
true[2] <= <GND>
true[3] <= <GND>
true[4] <= <GND>
true[5] <= <GND>
true[6] <= <GND>
true[7] <= <GND>
true[8] <= <GND>
true[9] <= <GND>
true[10] <= <GND>
true[11] <= <GND>
true[12] <= <GND>
true[13] <= <GND>
true[14] <= <GND>
true[15] <= <GND>
true[16] <= <GND>
true[17] <= <GND>
true[18] <= <GND>
true[19] <= <GND>
true[20] <= <GND>
true[21] <= <GND>
true[22] <= <GND>
true[23] <= <GND>
true[24] <= <GND>
true[25] <= <GND>
true[26] <= <GND>
true[27] <= <GND>
true[28] <= <GND>
true[29] <= <GND>
true[30] <= <GND>
true[31] <= <GND>


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4
X[0] <= mx2_32b:inst.O[0]
X[1] <= mx2_32b:inst.O[1]
X[2] <= mx2_32b:inst.O[2]
X[3] <= mx2_32b:inst.O[3]
X[4] <= mx2_32b:inst.O[4]
X[5] <= mx2_32b:inst.O[5]
X[6] <= mx2_32b:inst.O[6]
X[7] <= mx2_32b:inst.O[7]
X[8] <= mx2_32b:inst.O[8]
X[9] <= mx2_32b:inst.O[9]
X[10] <= mx2_32b:inst.O[10]
X[11] <= mx2_32b:inst.O[11]
X[12] <= mx2_32b:inst.O[12]
X[13] <= mx2_32b:inst.O[13]
X[14] <= mx2_32b:inst.O[14]
X[15] <= mx2_32b:inst.O[15]
X[16] <= mx2_32b:inst.O[16]
X[17] <= mx2_32b:inst.O[17]
X[18] <= mx2_32b:inst.O[18]
X[19] <= mx2_32b:inst.O[19]
X[20] <= mx2_32b:inst.O[20]
X[21] <= mx2_32b:inst.O[21]
X[22] <= mx2_32b:inst.O[22]
X[23] <= mx2_32b:inst.O[23]
X[24] <= mx2_32b:inst.O[24]
X[25] <= mx2_32b:inst.O[25]
X[26] <= mx2_32b:inst.O[26]
X[27] <= mx2_32b:inst.O[27]
X[28] <= mx2_32b:inst.O[28]
X[29] <= mx2_32b:inst.O[29]
X[30] <= mx2_32b:inst.O[30]
X[31] <= mx2_32b:inst.O[31]
A[0] => cmp32:inst2.A[0]
A[1] => cmp32:inst2.A[1]
A[2] => cmp32:inst2.A[2]
A[3] => cmp32:inst2.A[3]
A[4] => cmp32:inst2.A[4]
A[5] => cmp32:inst2.A[5]
A[6] => cmp32:inst2.A[6]
A[7] => cmp32:inst2.A[7]
A[8] => cmp32:inst2.A[8]
A[9] => cmp32:inst2.A[9]
A[10] => cmp32:inst2.A[10]
A[11] => cmp32:inst2.A[11]
A[12] => cmp32:inst2.A[12]
A[13] => cmp32:inst2.A[13]
A[14] => cmp32:inst2.A[14]
A[15] => cmp32:inst2.A[15]
A[16] => cmp32:inst2.A[16]
A[17] => cmp32:inst2.A[17]
A[18] => cmp32:inst2.A[18]
A[19] => cmp32:inst2.A[19]
A[20] => cmp32:inst2.A[20]
A[21] => cmp32:inst2.A[21]
A[22] => cmp32:inst2.A[22]
A[23] => cmp32:inst2.A[23]
A[24] => cmp32:inst2.A[24]
A[25] => cmp32:inst2.A[25]
A[26] => cmp32:inst2.A[26]
A[27] => cmp32:inst2.A[27]
A[28] => cmp32:inst2.A[28]
A[29] => cmp32:inst2.A[29]
A[30] => cmp32:inst2.A[30]
A[31] => cmp32:inst2.A[31]
B[0] => cmp32:inst2.B[0]
B[1] => cmp32:inst2.B[1]
B[2] => cmp32:inst2.B[2]
B[3] => cmp32:inst2.B[3]
B[4] => cmp32:inst2.B[4]
B[5] => cmp32:inst2.B[5]
B[6] => cmp32:inst2.B[6]
B[7] => cmp32:inst2.B[7]
B[8] => cmp32:inst2.B[8]
B[9] => cmp32:inst2.B[9]
B[10] => cmp32:inst2.B[10]
B[11] => cmp32:inst2.B[11]
B[12] => cmp32:inst2.B[12]
B[13] => cmp32:inst2.B[13]
B[14] => cmp32:inst2.B[14]
B[15] => cmp32:inst2.B[15]
B[16] => cmp32:inst2.B[16]
B[17] => cmp32:inst2.B[17]
B[18] => cmp32:inst2.B[18]
B[19] => cmp32:inst2.B[19]
B[20] => cmp32:inst2.B[20]
B[21] => cmp32:inst2.B[21]
B[22] => cmp32:inst2.B[22]
B[23] => cmp32:inst2.B[23]
B[24] => cmp32:inst2.B[24]
B[25] => cmp32:inst2.B[25]
B[26] => cmp32:inst2.B[26]
B[27] => cmp32:inst2.B[27]
B[28] => cmp32:inst2.B[28]
B[29] => cmp32:inst2.B[29]
B[30] => cmp32:inst2.B[30]
B[31] => cmp32:inst2.B[31]


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|mx2_32b:inst
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2
G1 <= cmp16:inst1.G1
L0 => cmp16:inst.L0
E0 => cmp16:inst.E0
G0 => cmp16:inst.G0
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
A[11] => cmp16:inst.A[11]
A[12] => cmp16:inst.A[12]
A[13] => cmp16:inst.A[13]
A[14] => cmp16:inst.A[14]
A[15] => cmp16:inst.A[15]
A[16] => cmp16:inst1.A[0]
A[17] => cmp16:inst1.A[1]
A[18] => cmp16:inst1.A[2]
A[19] => cmp16:inst1.A[3]
A[20] => cmp16:inst1.A[4]
A[21] => cmp16:inst1.A[5]
A[22] => cmp16:inst1.A[6]
A[23] => cmp16:inst1.A[7]
A[24] => cmp16:inst1.A[8]
A[25] => cmp16:inst1.A[9]
A[26] => cmp16:inst1.A[10]
A[27] => cmp16:inst1.A[11]
A[28] => cmp16:inst1.A[12]
A[29] => cmp16:inst1.A[13]
A[30] => cmp16:inst1.A[14]
A[31] => cmp16:inst1.A[15]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
B[11] => cmp16:inst.B[11]
B[12] => cmp16:inst.B[12]
B[13] => cmp16:inst.B[13]
B[14] => cmp16:inst.B[14]
B[15] => cmp16:inst.B[15]
B[16] => cmp16:inst1.B[0]
B[17] => cmp16:inst1.B[1]
B[18] => cmp16:inst1.B[2]
B[19] => cmp16:inst1.B[3]
B[20] => cmp16:inst1.B[4]
B[21] => cmp16:inst1.B[5]
B[22] => cmp16:inst1.B[6]
B[23] => cmp16:inst1.B[7]
B[24] => cmp16:inst1.B[8]
B[25] => cmp16:inst1.B[9]
B[26] => cmp16:inst1.B[10]
B[27] => cmp16:inst1.B[11]
B[28] => cmp16:inst1.B[12]
B[29] => cmp16:inst1.B[13]
B[30] => cmp16:inst1.B[14]
B[31] => cmp16:inst1.B[15]
E1 <= cmp16:inst1.E1
L1 <= cmp16:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst1|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|cmp32:inst2|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|zero32:inst6
zero[0] <= <GND>
zero[1] <= <GND>
zero[2] <= <GND>
zero[3] <= <GND>
zero[4] <= <GND>
zero[5] <= <GND>
zero[6] <= <GND>
zero[7] <= <GND>
zero[8] <= <GND>
zero[9] <= <GND>
zero[10] <= <GND>
zero[11] <= <GND>
zero[12] <= <GND>
zero[13] <= <GND>
zero[14] <= <GND>
zero[15] <= <GND>
zero[16] <= <GND>
zero[17] <= <GND>
zero[18] <= <GND>
zero[19] <= <GND>
zero[20] <= <GND>
zero[21] <= <GND>
zero[22] <= <GND>
zero[23] <= <GND>
zero[24] <= <GND>
zero[25] <= <GND>
zero[26] <= <GND>
zero[27] <= <GND>
zero[28] <= <GND>
zero[29] <= <GND>
zero[30] <= <GND>
zero[31] <= <GND>


|ARP|rv32i_debug:inst3|alu:inst12|sltu32:inst4|true32:inst7
true[0] <= <VCC>
true[1] <= <GND>
true[2] <= <GND>
true[3] <= <GND>
true[4] <= <GND>
true[5] <= <GND>
true[6] <= <GND>
true[7] <= <GND>
true[8] <= <GND>
true[9] <= <GND>
true[10] <= <GND>
true[11] <= <GND>
true[12] <= <GND>
true[13] <= <GND>
true[14] <= <GND>
true[15] <= <GND>
true[16] <= <GND>
true[17] <= <GND>
true[18] <= <GND>
true[19] <= <GND>
true[20] <= <GND>
true[21] <= <GND>
true[22] <= <GND>
true[23] <= <GND>
true[24] <= <GND>
true[25] <= <GND>
true[26] <= <GND>
true[27] <= <GND>
true[28] <= <GND>
true[29] <= <GND>
true[30] <= <GND>
true[31] <= <GND>


|ARP|rv32i_debug:inst3|alu:inst12|xor32:inst3
X[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst[0].IN0
A[1] => inst[1].IN0
A[2] => inst[2].IN0
A[3] => inst[3].IN0
A[4] => inst[4].IN0
A[5] => inst[5].IN0
A[6] => inst[6].IN0
A[7] => inst[7].IN0
A[8] => inst[8].IN0
A[9] => inst[9].IN0
A[10] => inst[10].IN0
A[11] => inst[11].IN0
A[12] => inst[12].IN0
A[13] => inst[13].IN0
A[14] => inst[14].IN0
A[15] => inst[15].IN0
A[16] => inst[16].IN0
A[17] => inst[17].IN0
A[18] => inst[18].IN0
A[19] => inst[19].IN0
A[20] => inst[20].IN0
A[21] => inst[21].IN0
A[22] => inst[22].IN0
A[23] => inst[23].IN0
A[24] => inst[24].IN0
A[25] => inst[25].IN0
A[26] => inst[26].IN0
A[27] => inst[27].IN0
A[28] => inst[28].IN0
A[29] => inst[29].IN0
A[30] => inst[30].IN0
A[31] => inst[31].IN0
B[0] => inst[0].IN1
B[1] => inst[1].IN1
B[2] => inst[2].IN1
B[3] => inst[3].IN1
B[4] => inst[4].IN1
B[5] => inst[5].IN1
B[6] => inst[6].IN1
B[7] => inst[7].IN1
B[8] => inst[8].IN1
B[9] => inst[9].IN1
B[10] => inst[10].IN1
B[11] => inst[11].IN1
B[12] => inst[12].IN1
B[13] => inst[13].IN1
B[14] => inst[14].IN1
B[15] => inst[15].IN1
B[16] => inst[16].IN1
B[17] => inst[17].IN1
B[18] => inst[18].IN1
B[19] => inst[19].IN1
B[20] => inst[20].IN1
B[21] => inst[21].IN1
B[22] => inst[22].IN1
B[23] => inst[23].IN1
B[24] => inst[24].IN1
B[25] => inst[25].IN1
B[26] => inst[26].IN1
B[27] => inst[27].IN1
B[28] => inst[28].IN1
B[29] => inst[29].IN1
B[30] => inst[30].IN1
B[31] => inst[31].IN1


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15
X[0] <= mx2_32b:inst.O[0]
X[1] <= mx2_32b:inst.O[1]
X[2] <= mx2_32b:inst.O[2]
X[3] <= mx2_32b:inst.O[3]
X[4] <= mx2_32b:inst.O[4]
X[5] <= mx2_32b:inst.O[5]
X[6] <= mx2_32b:inst.O[6]
X[7] <= mx2_32b:inst.O[7]
X[8] <= mx2_32b:inst.O[8]
X[9] <= mx2_32b:inst.O[9]
X[10] <= mx2_32b:inst.O[10]
X[11] <= mx2_32b:inst.O[11]
X[12] <= mx2_32b:inst.O[12]
X[13] <= mx2_32b:inst.O[13]
X[14] <= mx2_32b:inst.O[14]
X[15] <= mx2_32b:inst.O[15]
X[16] <= mx2_32b:inst.O[16]
X[17] <= mx2_32b:inst.O[17]
X[18] <= mx2_32b:inst.O[18]
X[19] <= mx2_32b:inst.O[19]
X[20] <= mx2_32b:inst.O[20]
X[21] <= mx2_32b:inst.O[21]
X[22] <= mx2_32b:inst.O[22]
X[23] <= mx2_32b:inst.O[23]
X[24] <= mx2_32b:inst.O[24]
X[25] <= mx2_32b:inst.O[25]
X[26] <= mx2_32b:inst.O[26]
X[27] <= mx2_32b:inst.O[27]
X[28] <= mx2_32b:inst.O[28]
X[29] <= mx2_32b:inst.O[29]
X[30] <= mx2_32b:inst.O[30]
X[31] <= mx2_32b:inst.O[31]
ar => mx2_32b:inst.S
B[0] => mx2_32b:inst11.S
B[1] => mx2_32b:inst10.S
B[2] => mx2_32b:inst9.S
B[3] => mx2_32b:inst7.S
B[4] => mx2_32b:inst6.S
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => ~NO_FANOUT~
A[0] => mx2_32b:inst6.I0[0]
A[0] => shft16r32:inst5.A[0]
A[1] => mx2_32b:inst6.I0[1]
A[1] => shft16r32:inst5.A[1]
A[2] => mx2_32b:inst6.I0[2]
A[2] => shft16r32:inst5.A[2]
A[3] => mx2_32b:inst6.I0[3]
A[3] => shft16r32:inst5.A[3]
A[4] => mx2_32b:inst6.I0[4]
A[4] => shft16r32:inst5.A[4]
A[5] => mx2_32b:inst6.I0[5]
A[5] => shft16r32:inst5.A[5]
A[6] => mx2_32b:inst6.I0[6]
A[6] => shft16r32:inst5.A[6]
A[7] => mx2_32b:inst6.I0[7]
A[7] => shft16r32:inst5.A[7]
A[8] => mx2_32b:inst6.I0[8]
A[8] => shft16r32:inst5.A[8]
A[9] => mx2_32b:inst6.I0[9]
A[9] => shft16r32:inst5.A[9]
A[10] => mx2_32b:inst6.I0[10]
A[10] => shft16r32:inst5.A[10]
A[11] => mx2_32b:inst6.I0[11]
A[11] => shft16r32:inst5.A[11]
A[12] => mx2_32b:inst6.I0[12]
A[12] => shft16r32:inst5.A[12]
A[13] => mx2_32b:inst6.I0[13]
A[13] => shft16r32:inst5.A[13]
A[14] => mx2_32b:inst6.I0[14]
A[14] => shft16r32:inst5.A[14]
A[15] => mx2_32b:inst6.I0[15]
A[15] => shft16r32:inst5.A[15]
A[16] => mx2_32b:inst6.I0[16]
A[16] => shft16r32:inst5.A[16]
A[17] => mx2_32b:inst6.I0[17]
A[17] => shft16r32:inst5.A[17]
A[18] => mx2_32b:inst6.I0[18]
A[18] => shft16r32:inst5.A[18]
A[19] => mx2_32b:inst6.I0[19]
A[19] => shft16r32:inst5.A[19]
A[20] => mx2_32b:inst6.I0[20]
A[20] => shft16r32:inst5.A[20]
A[21] => mx2_32b:inst6.I0[21]
A[21] => shft16r32:inst5.A[21]
A[22] => mx2_32b:inst6.I0[22]
A[22] => shft16r32:inst5.A[22]
A[23] => mx2_32b:inst6.I0[23]
A[23] => shft16r32:inst5.A[23]
A[24] => mx2_32b:inst6.I0[24]
A[24] => shft16r32:inst5.A[24]
A[25] => mx2_32b:inst6.I0[25]
A[25] => shft16r32:inst5.A[25]
A[26] => mx2_32b:inst6.I0[26]
A[26] => shft16r32:inst5.A[26]
A[27] => mx2_32b:inst6.I0[27]
A[27] => shft16r32:inst5.A[27]
A[28] => mx2_32b:inst6.I0[28]
A[28] => shft16r32:inst5.A[28]
A[29] => mx2_32b:inst6.I0[29]
A[29] => shft16r32:inst5.A[29]
A[30] => mx2_32b:inst6.I0[30]
A[30] => shft16r32:inst5.A[30]
A[31] => mx2_32b:inst6.I0[31]
A[31] => shft16r32:inst5.A[31]
A[31] => mx2_32b:inst.I1[31]


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst11
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst10
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst9
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst7
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|mx2_32b:inst6
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|shft16r32:inst5
X[0] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= <GND>
X[17] <= <GND>
X[18] <= <GND>
X[19] <= <GND>
X[20] <= <GND>
X[21] <= <GND>
X[22] <= <GND>
X[23] <= <GND>
X[24] <= <GND>
X[25] <= <GND>
X[26] <= <GND>
X[27] <= <GND>
X[28] <= <GND>
X[29] <= <GND>
X[30] <= <GND>
X[31] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => X[0].DATAIN
A[17] => X[1].DATAIN
A[18] => X[2].DATAIN
A[19] => X[3].DATAIN
A[20] => X[4].DATAIN
A[21] => X[5].DATAIN
A[22] => X[6].DATAIN
A[23] => X[7].DATAIN
A[24] => X[8].DATAIN
A[25] => X[9].DATAIN
A[26] => X[10].DATAIN
A[27] => X[11].DATAIN
A[28] => X[12].DATAIN
A[29] => X[13].DATAIN
A[30] => X[14].DATAIN
A[31] => X[15].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|shft8r32:inst8
X[0] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= <GND>
X[25] <= <GND>
X[26] <= <GND>
X[27] <= <GND>
X[28] <= <GND>
X[29] <= <GND>
X[30] <= <GND>
X[31] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => X[0].DATAIN
A[9] => X[1].DATAIN
A[10] => X[2].DATAIN
A[11] => X[3].DATAIN
A[12] => X[4].DATAIN
A[13] => X[5].DATAIN
A[14] => X[6].DATAIN
A[15] => X[7].DATAIN
A[16] => X[8].DATAIN
A[17] => X[9].DATAIN
A[18] => X[10].DATAIN
A[19] => X[11].DATAIN
A[20] => X[12].DATAIN
A[21] => X[13].DATAIN
A[22] => X[14].DATAIN
A[23] => X[15].DATAIN
A[24] => X[16].DATAIN
A[25] => X[17].DATAIN
A[26] => X[18].DATAIN
A[27] => X[19].DATAIN
A[28] => X[20].DATAIN
A[29] => X[21].DATAIN
A[30] => X[22].DATAIN
A[31] => X[23].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|shft4r32:inst12
X[0] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= <GND>
X[29] <= <GND>
X[30] <= <GND>
X[31] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => X[0].DATAIN
A[5] => X[1].DATAIN
A[6] => X[2].DATAIN
A[7] => X[3].DATAIN
A[8] => X[4].DATAIN
A[9] => X[5].DATAIN
A[10] => X[6].DATAIN
A[11] => X[7].DATAIN
A[12] => X[8].DATAIN
A[13] => X[9].DATAIN
A[14] => X[10].DATAIN
A[15] => X[11].DATAIN
A[16] => X[12].DATAIN
A[17] => X[13].DATAIN
A[18] => X[14].DATAIN
A[19] => X[15].DATAIN
A[20] => X[16].DATAIN
A[21] => X[17].DATAIN
A[22] => X[18].DATAIN
A[23] => X[19].DATAIN
A[24] => X[20].DATAIN
A[25] => X[21].DATAIN
A[26] => X[22].DATAIN
A[27] => X[23].DATAIN
A[28] => X[24].DATAIN
A[29] => X[25].DATAIN
A[30] => X[26].DATAIN
A[31] => X[27].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|shft2r32:inst13
X[0] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= <GND>
X[31] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => X[0].DATAIN
A[3] => X[1].DATAIN
A[4] => X[2].DATAIN
A[5] => X[3].DATAIN
A[6] => X[4].DATAIN
A[7] => X[5].DATAIN
A[8] => X[6].DATAIN
A[9] => X[7].DATAIN
A[10] => X[8].DATAIN
A[11] => X[9].DATAIN
A[12] => X[10].DATAIN
A[13] => X[11].DATAIN
A[14] => X[12].DATAIN
A[15] => X[13].DATAIN
A[16] => X[14].DATAIN
A[17] => X[15].DATAIN
A[18] => X[16].DATAIN
A[19] => X[17].DATAIN
A[20] => X[18].DATAIN
A[21] => X[19].DATAIN
A[22] => X[20].DATAIN
A[23] => X[21].DATAIN
A[24] => X[22].DATAIN
A[25] => X[23].DATAIN
A[26] => X[24].DATAIN
A[27] => X[25].DATAIN
A[28] => X[26].DATAIN
A[29] => X[27].DATAIN
A[30] => X[28].DATAIN
A[31] => X[29].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|shftr32:inst15|shft1r32:inst14
X[0] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= <GND>
A[0] => ~NO_FANOUT~
A[1] => X[0].DATAIN
A[2] => X[1].DATAIN
A[3] => X[2].DATAIN
A[4] => X[3].DATAIN
A[5] => X[4].DATAIN
A[6] => X[5].DATAIN
A[7] => X[6].DATAIN
A[8] => X[7].DATAIN
A[9] => X[8].DATAIN
A[10] => X[9].DATAIN
A[11] => X[10].DATAIN
A[12] => X[11].DATAIN
A[13] => X[12].DATAIN
A[14] => X[13].DATAIN
A[15] => X[14].DATAIN
A[16] => X[15].DATAIN
A[17] => X[16].DATAIN
A[18] => X[17].DATAIN
A[19] => X[18].DATAIN
A[20] => X[19].DATAIN
A[21] => X[20].DATAIN
A[22] => X[21].DATAIN
A[23] => X[22].DATAIN
A[24] => X[23].DATAIN
A[25] => X[24].DATAIN
A[26] => X[25].DATAIN
A[27] => X[26].DATAIN
A[28] => X[27].DATAIN
A[29] => X[28].DATAIN
A[30] => X[29].DATAIN
A[31] => X[30].DATAIN


|ARP|rv32i_debug:inst3|alu:inst12|or32:inst13
X[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
B[0] => inst[0].IN0
B[1] => inst[1].IN0
B[2] => inst[2].IN0
B[3] => inst[3].IN0
B[4] => inst[4].IN0
B[5] => inst[5].IN0
B[6] => inst[6].IN0
B[7] => inst[7].IN0
B[8] => inst[8].IN0
B[9] => inst[9].IN0
B[10] => inst[10].IN0
B[11] => inst[11].IN0
B[12] => inst[12].IN0
B[13] => inst[13].IN0
B[14] => inst[14].IN0
B[15] => inst[15].IN0
B[16] => inst[16].IN0
B[17] => inst[17].IN0
B[18] => inst[18].IN0
B[19] => inst[19].IN0
B[20] => inst[20].IN0
B[21] => inst[21].IN0
B[22] => inst[22].IN0
B[23] => inst[23].IN0
B[24] => inst[24].IN0
B[25] => inst[25].IN0
B[26] => inst[26].IN0
B[27] => inst[27].IN0
B[28] => inst[28].IN0
B[29] => inst[29].IN0
B[30] => inst[30].IN0
B[31] => inst[31].IN0
A[0] => inst[0].IN1
A[1] => inst[1].IN1
A[2] => inst[2].IN1
A[3] => inst[3].IN1
A[4] => inst[4].IN1
A[5] => inst[5].IN1
A[6] => inst[6].IN1
A[7] => inst[7].IN1
A[8] => inst[8].IN1
A[9] => inst[9].IN1
A[10] => inst[10].IN1
A[11] => inst[11].IN1
A[12] => inst[12].IN1
A[13] => inst[13].IN1
A[14] => inst[14].IN1
A[15] => inst[15].IN1
A[16] => inst[16].IN1
A[17] => inst[17].IN1
A[18] => inst[18].IN1
A[19] => inst[19].IN1
A[20] => inst[20].IN1
A[21] => inst[21].IN1
A[22] => inst[22].IN1
A[23] => inst[23].IN1
A[24] => inst[24].IN1
A[25] => inst[25].IN1
A[26] => inst[26].IN1
A[27] => inst[27].IN1
A[28] => inst[28].IN1
A[29] => inst[29].IN1
A[30] => inst[30].IN1
A[31] => inst[31].IN1


|ARP|rv32i_debug:inst3|alu:inst12|and32:inst16
X[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
X[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
X[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
X[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
X[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
X[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
X[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
X[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
X[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
X[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
X[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
X[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
X[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
X[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
X[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
X[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
X[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
X[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
X[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
X[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
X[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
X[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
X[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
X[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
X[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst[0].IN0
A[1] => inst[1].IN0
A[2] => inst[2].IN0
A[3] => inst[3].IN0
A[4] => inst[4].IN0
A[5] => inst[5].IN0
A[6] => inst[6].IN0
A[7] => inst[7].IN0
A[8] => inst[8].IN0
A[9] => inst[9].IN0
A[10] => inst[10].IN0
A[11] => inst[11].IN0
A[12] => inst[12].IN0
A[13] => inst[13].IN0
A[14] => inst[14].IN0
A[15] => inst[15].IN0
A[16] => inst[16].IN0
A[17] => inst[17].IN0
A[18] => inst[18].IN0
A[19] => inst[19].IN0
A[20] => inst[20].IN0
A[21] => inst[21].IN0
A[22] => inst[22].IN0
A[23] => inst[23].IN0
A[24] => inst[24].IN0
A[25] => inst[25].IN0
A[26] => inst[26].IN0
A[27] => inst[27].IN0
A[28] => inst[28].IN0
A[29] => inst[29].IN0
A[30] => inst[30].IN0
A[31] => inst[31].IN0
B[0] => inst[0].IN1
B[1] => inst[1].IN1
B[2] => inst[2].IN1
B[3] => inst[3].IN1
B[4] => inst[4].IN1
B[5] => inst[5].IN1
B[6] => inst[6].IN1
B[7] => inst[7].IN1
B[8] => inst[8].IN1
B[9] => inst[9].IN1
B[10] => inst[10].IN1
B[11] => inst[11].IN1
B[12] => inst[12].IN1
B[13] => inst[13].IN1
B[14] => inst[14].IN1
B[15] => inst[15].IN1
B[16] => inst[16].IN1
B[17] => inst[17].IN1
B[18] => inst[18].IN1
B[19] => inst[19].IN1
B[20] => inst[20].IN1
B[21] => inst[21].IN1
B[22] => inst[22].IN1
B[23] => inst[23].IN1
B[24] => inst[24].IN1
B[25] => inst[25].IN1
B[26] => inst[26].IN1
B[27] => inst[27].IN1
B[28] => inst[28].IN1
B[29] => inst[29].IN1
B[30] => inst[30].IN1
B[31] => inst[31].IN1


|ARP|rv32i_debug:inst3|mx2_32b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3
DATAOUT1[0] <= mx8_32b:inst60.O[0]
DATAOUT1[1] <= mx8_32b:inst60.O[1]
DATAOUT1[2] <= mx8_32b:inst60.O[2]
DATAOUT1[3] <= mx8_32b:inst60.O[3]
DATAOUT1[4] <= mx8_32b:inst60.O[4]
DATAOUT1[5] <= mx8_32b:inst60.O[5]
DATAOUT1[6] <= mx8_32b:inst60.O[6]
DATAOUT1[7] <= mx8_32b:inst60.O[7]
DATAOUT1[8] <= mx8_32b:inst60.O[8]
DATAOUT1[9] <= mx8_32b:inst60.O[9]
DATAOUT1[10] <= mx8_32b:inst60.O[10]
DATAOUT1[11] <= mx8_32b:inst60.O[11]
DATAOUT1[12] <= mx8_32b:inst60.O[12]
DATAOUT1[13] <= mx8_32b:inst60.O[13]
DATAOUT1[14] <= mx8_32b:inst60.O[14]
DATAOUT1[15] <= mx8_32b:inst60.O[15]
DATAOUT1[16] <= mx8_32b:inst60.O[16]
DATAOUT1[17] <= mx8_32b:inst60.O[17]
DATAOUT1[18] <= mx8_32b:inst60.O[18]
DATAOUT1[19] <= mx8_32b:inst60.O[19]
DATAOUT1[20] <= mx8_32b:inst60.O[20]
DATAOUT1[21] <= mx8_32b:inst60.O[21]
DATAOUT1[22] <= mx8_32b:inst60.O[22]
DATAOUT1[23] <= mx8_32b:inst60.O[23]
DATAOUT1[24] <= mx8_32b:inst60.O[24]
DATAOUT1[25] <= mx8_32b:inst60.O[25]
DATAOUT1[26] <= mx8_32b:inst60.O[26]
DATAOUT1[27] <= mx8_32b:inst60.O[27]
DATAOUT1[28] <= mx8_32b:inst60.O[28]
DATAOUT1[29] <= mx8_32b:inst60.O[29]
DATAOUT1[30] <= mx8_32b:inst60.O[30]
DATAOUT1[31] <= mx8_32b:inst60.O[31]
CLK => reg32_ld_clr:reg0.CLK
CLK => reg32_ld_clr:reg1.CLK
CLK => reg32_ld_clr:reg2.CLK
CLK => reg32_ld_clr:reg3.CLK
CLK => reg32_ld_clr:reg4.CLK
CLK => reg32_ld_clr:reg5.CLK
CLK => reg32_ld_clr:reg6.CLK
CLK => reg32_ld_clr:reg7.CLK
CLK => reg32_ld_clr:reg8.CLK
CLK => reg32_ld_clr:reg9.CLK
CLK => reg32_ld_clr:reg10.CLK
CLK => reg32_ld_clr:reg11.CLK
CLK => reg32_ld_clr:reg12.CLK
CLK => reg32_ld_clr:reg13.CLK
CLK => reg32_ld_clr:reg14.CLK
CLK => reg32_ld_clr:reg15.CLK
CLK => reg32_ld_clr:reg16.CLK
CLK => reg32_ld_clr:reg17.CLK
CLK => reg32_ld_clr:reg18.CLK
CLK => reg32_ld_clr:reg19.CLK
CLK => reg32_ld_clr:reg20.CLK
CLK => reg32_ld_clr:reg21.CLK
CLK => reg32_ld_clr:reg22.CLK
CLK => reg32_ld_clr:reg23.CLK
CLK => reg32_ld_clr:reg24.CLK
CLK => reg32_ld_clr:reg25.CLK
CLK => reg32_ld_clr:reg26.CLK
CLK => reg32_ld_clr:reg27.CLK
CLK => reg32_ld_clr:reg28.CLK
CLK => reg32_ld_clr:reg29.CLK
CLK => reg32_ld_clr:reg30.CLK
CLK => reg32_ld_clr:reg31.CLK
CLR => reg32_ld_clr:reg0.CLR
CLR => reg32_ld_clr:reg1.CLR
CLR => reg32_ld_clr:reg2.CLR
CLR => reg32_ld_clr:reg3.CLR
CLR => reg32_ld_clr:reg4.CLR
CLR => reg32_ld_clr:reg5.CLR
CLR => reg32_ld_clr:reg6.CLR
CLR => reg32_ld_clr:reg7.CLR
CLR => reg32_ld_clr:reg8.CLR
CLR => reg32_ld_clr:reg9.CLR
CLR => reg32_ld_clr:reg10.CLR
CLR => reg32_ld_clr:reg11.CLR
CLR => reg32_ld_clr:reg12.CLR
CLR => reg32_ld_clr:reg13.CLR
CLR => reg32_ld_clr:reg14.CLR
CLR => reg32_ld_clr:reg15.CLR
CLR => reg32_ld_clr:reg16.CLR
CLR => reg32_ld_clr:reg17.CLR
CLR => reg32_ld_clr:reg18.CLR
CLR => reg32_ld_clr:reg19.CLR
CLR => reg32_ld_clr:reg20.CLR
CLR => reg32_ld_clr:reg21.CLR
CLR => reg32_ld_clr:reg22.CLR
CLR => reg32_ld_clr:reg23.CLR
CLR => reg32_ld_clr:reg24.CLR
CLR => reg32_ld_clr:reg25.CLR
CLR => reg32_ld_clr:reg26.CLR
CLR => reg32_ld_clr:reg27.CLR
CLR => reg32_ld_clr:reg28.CLR
CLR => reg32_ld_clr:reg29.CLR
CLR => reg32_ld_clr:reg30.CLR
CLR => reg32_ld_clr:reg31.CLR
DATAIN[0] => reg32_ld_clr:reg0.DIN[0]
DATAIN[0] => reg32_ld_clr:reg1.DIN[0]
DATAIN[0] => reg32_ld_clr:reg2.DIN[0]
DATAIN[0] => reg32_ld_clr:reg3.DIN[0]
DATAIN[0] => reg32_ld_clr:reg4.DIN[0]
DATAIN[0] => reg32_ld_clr:reg5.DIN[0]
DATAIN[0] => reg32_ld_clr:reg6.DIN[0]
DATAIN[0] => reg32_ld_clr:reg7.DIN[0]
DATAIN[0] => reg32_ld_clr:reg8.DIN[0]
DATAIN[0] => reg32_ld_clr:reg9.DIN[0]
DATAIN[0] => reg32_ld_clr:reg10.DIN[0]
DATAIN[0] => reg32_ld_clr:reg11.DIN[0]
DATAIN[0] => reg32_ld_clr:reg12.DIN[0]
DATAIN[0] => reg32_ld_clr:reg13.DIN[0]
DATAIN[0] => reg32_ld_clr:reg14.DIN[0]
DATAIN[0] => reg32_ld_clr:reg15.DIN[0]
DATAIN[0] => reg32_ld_clr:reg16.DIN[0]
DATAIN[0] => reg32_ld_clr:reg17.DIN[0]
DATAIN[0] => reg32_ld_clr:reg18.DIN[0]
DATAIN[0] => reg32_ld_clr:reg19.DIN[0]
DATAIN[0] => reg32_ld_clr:reg20.DIN[0]
DATAIN[0] => reg32_ld_clr:reg21.DIN[0]
DATAIN[0] => reg32_ld_clr:reg22.DIN[0]
DATAIN[0] => reg32_ld_clr:reg23.DIN[0]
DATAIN[0] => reg32_ld_clr:reg24.DIN[0]
DATAIN[0] => reg32_ld_clr:reg25.DIN[0]
DATAIN[0] => reg32_ld_clr:reg26.DIN[0]
DATAIN[0] => reg32_ld_clr:reg27.DIN[0]
DATAIN[0] => reg32_ld_clr:reg28.DIN[0]
DATAIN[0] => reg32_ld_clr:reg29.DIN[0]
DATAIN[0] => reg32_ld_clr:reg30.DIN[0]
DATAIN[0] => reg32_ld_clr:reg31.DIN[0]
DATAIN[1] => reg32_ld_clr:reg0.DIN[1]
DATAIN[1] => reg32_ld_clr:reg1.DIN[1]
DATAIN[1] => reg32_ld_clr:reg2.DIN[1]
DATAIN[1] => reg32_ld_clr:reg3.DIN[1]
DATAIN[1] => reg32_ld_clr:reg4.DIN[1]
DATAIN[1] => reg32_ld_clr:reg5.DIN[1]
DATAIN[1] => reg32_ld_clr:reg6.DIN[1]
DATAIN[1] => reg32_ld_clr:reg7.DIN[1]
DATAIN[1] => reg32_ld_clr:reg8.DIN[1]
DATAIN[1] => reg32_ld_clr:reg9.DIN[1]
DATAIN[1] => reg32_ld_clr:reg10.DIN[1]
DATAIN[1] => reg32_ld_clr:reg11.DIN[1]
DATAIN[1] => reg32_ld_clr:reg12.DIN[1]
DATAIN[1] => reg32_ld_clr:reg13.DIN[1]
DATAIN[1] => reg32_ld_clr:reg14.DIN[1]
DATAIN[1] => reg32_ld_clr:reg15.DIN[1]
DATAIN[1] => reg32_ld_clr:reg16.DIN[1]
DATAIN[1] => reg32_ld_clr:reg17.DIN[1]
DATAIN[1] => reg32_ld_clr:reg18.DIN[1]
DATAIN[1] => reg32_ld_clr:reg19.DIN[1]
DATAIN[1] => reg32_ld_clr:reg20.DIN[1]
DATAIN[1] => reg32_ld_clr:reg21.DIN[1]
DATAIN[1] => reg32_ld_clr:reg22.DIN[1]
DATAIN[1] => reg32_ld_clr:reg23.DIN[1]
DATAIN[1] => reg32_ld_clr:reg24.DIN[1]
DATAIN[1] => reg32_ld_clr:reg25.DIN[1]
DATAIN[1] => reg32_ld_clr:reg26.DIN[1]
DATAIN[1] => reg32_ld_clr:reg27.DIN[1]
DATAIN[1] => reg32_ld_clr:reg28.DIN[1]
DATAIN[1] => reg32_ld_clr:reg29.DIN[1]
DATAIN[1] => reg32_ld_clr:reg30.DIN[1]
DATAIN[1] => reg32_ld_clr:reg31.DIN[1]
DATAIN[2] => reg32_ld_clr:reg0.DIN[2]
DATAIN[2] => reg32_ld_clr:reg1.DIN[2]
DATAIN[2] => reg32_ld_clr:reg2.DIN[2]
DATAIN[2] => reg32_ld_clr:reg3.DIN[2]
DATAIN[2] => reg32_ld_clr:reg4.DIN[2]
DATAIN[2] => reg32_ld_clr:reg5.DIN[2]
DATAIN[2] => reg32_ld_clr:reg6.DIN[2]
DATAIN[2] => reg32_ld_clr:reg7.DIN[2]
DATAIN[2] => reg32_ld_clr:reg8.DIN[2]
DATAIN[2] => reg32_ld_clr:reg9.DIN[2]
DATAIN[2] => reg32_ld_clr:reg10.DIN[2]
DATAIN[2] => reg32_ld_clr:reg11.DIN[2]
DATAIN[2] => reg32_ld_clr:reg12.DIN[2]
DATAIN[2] => reg32_ld_clr:reg13.DIN[2]
DATAIN[2] => reg32_ld_clr:reg14.DIN[2]
DATAIN[2] => reg32_ld_clr:reg15.DIN[2]
DATAIN[2] => reg32_ld_clr:reg16.DIN[2]
DATAIN[2] => reg32_ld_clr:reg17.DIN[2]
DATAIN[2] => reg32_ld_clr:reg18.DIN[2]
DATAIN[2] => reg32_ld_clr:reg19.DIN[2]
DATAIN[2] => reg32_ld_clr:reg20.DIN[2]
DATAIN[2] => reg32_ld_clr:reg21.DIN[2]
DATAIN[2] => reg32_ld_clr:reg22.DIN[2]
DATAIN[2] => reg32_ld_clr:reg23.DIN[2]
DATAIN[2] => reg32_ld_clr:reg24.DIN[2]
DATAIN[2] => reg32_ld_clr:reg25.DIN[2]
DATAIN[2] => reg32_ld_clr:reg26.DIN[2]
DATAIN[2] => reg32_ld_clr:reg27.DIN[2]
DATAIN[2] => reg32_ld_clr:reg28.DIN[2]
DATAIN[2] => reg32_ld_clr:reg29.DIN[2]
DATAIN[2] => reg32_ld_clr:reg30.DIN[2]
DATAIN[2] => reg32_ld_clr:reg31.DIN[2]
DATAIN[3] => reg32_ld_clr:reg0.DIN[3]
DATAIN[3] => reg32_ld_clr:reg1.DIN[3]
DATAIN[3] => reg32_ld_clr:reg2.DIN[3]
DATAIN[3] => reg32_ld_clr:reg3.DIN[3]
DATAIN[3] => reg32_ld_clr:reg4.DIN[3]
DATAIN[3] => reg32_ld_clr:reg5.DIN[3]
DATAIN[3] => reg32_ld_clr:reg6.DIN[3]
DATAIN[3] => reg32_ld_clr:reg7.DIN[3]
DATAIN[3] => reg32_ld_clr:reg8.DIN[3]
DATAIN[3] => reg32_ld_clr:reg9.DIN[3]
DATAIN[3] => reg32_ld_clr:reg10.DIN[3]
DATAIN[3] => reg32_ld_clr:reg11.DIN[3]
DATAIN[3] => reg32_ld_clr:reg12.DIN[3]
DATAIN[3] => reg32_ld_clr:reg13.DIN[3]
DATAIN[3] => reg32_ld_clr:reg14.DIN[3]
DATAIN[3] => reg32_ld_clr:reg15.DIN[3]
DATAIN[3] => reg32_ld_clr:reg16.DIN[3]
DATAIN[3] => reg32_ld_clr:reg17.DIN[3]
DATAIN[3] => reg32_ld_clr:reg18.DIN[3]
DATAIN[3] => reg32_ld_clr:reg19.DIN[3]
DATAIN[3] => reg32_ld_clr:reg20.DIN[3]
DATAIN[3] => reg32_ld_clr:reg21.DIN[3]
DATAIN[3] => reg32_ld_clr:reg22.DIN[3]
DATAIN[3] => reg32_ld_clr:reg23.DIN[3]
DATAIN[3] => reg32_ld_clr:reg24.DIN[3]
DATAIN[3] => reg32_ld_clr:reg25.DIN[3]
DATAIN[3] => reg32_ld_clr:reg26.DIN[3]
DATAIN[3] => reg32_ld_clr:reg27.DIN[3]
DATAIN[3] => reg32_ld_clr:reg28.DIN[3]
DATAIN[3] => reg32_ld_clr:reg29.DIN[3]
DATAIN[3] => reg32_ld_clr:reg30.DIN[3]
DATAIN[3] => reg32_ld_clr:reg31.DIN[3]
DATAIN[4] => reg32_ld_clr:reg0.DIN[4]
DATAIN[4] => reg32_ld_clr:reg1.DIN[4]
DATAIN[4] => reg32_ld_clr:reg2.DIN[4]
DATAIN[4] => reg32_ld_clr:reg3.DIN[4]
DATAIN[4] => reg32_ld_clr:reg4.DIN[4]
DATAIN[4] => reg32_ld_clr:reg5.DIN[4]
DATAIN[4] => reg32_ld_clr:reg6.DIN[4]
DATAIN[4] => reg32_ld_clr:reg7.DIN[4]
DATAIN[4] => reg32_ld_clr:reg8.DIN[4]
DATAIN[4] => reg32_ld_clr:reg9.DIN[4]
DATAIN[4] => reg32_ld_clr:reg10.DIN[4]
DATAIN[4] => reg32_ld_clr:reg11.DIN[4]
DATAIN[4] => reg32_ld_clr:reg12.DIN[4]
DATAIN[4] => reg32_ld_clr:reg13.DIN[4]
DATAIN[4] => reg32_ld_clr:reg14.DIN[4]
DATAIN[4] => reg32_ld_clr:reg15.DIN[4]
DATAIN[4] => reg32_ld_clr:reg16.DIN[4]
DATAIN[4] => reg32_ld_clr:reg17.DIN[4]
DATAIN[4] => reg32_ld_clr:reg18.DIN[4]
DATAIN[4] => reg32_ld_clr:reg19.DIN[4]
DATAIN[4] => reg32_ld_clr:reg20.DIN[4]
DATAIN[4] => reg32_ld_clr:reg21.DIN[4]
DATAIN[4] => reg32_ld_clr:reg22.DIN[4]
DATAIN[4] => reg32_ld_clr:reg23.DIN[4]
DATAIN[4] => reg32_ld_clr:reg24.DIN[4]
DATAIN[4] => reg32_ld_clr:reg25.DIN[4]
DATAIN[4] => reg32_ld_clr:reg26.DIN[4]
DATAIN[4] => reg32_ld_clr:reg27.DIN[4]
DATAIN[4] => reg32_ld_clr:reg28.DIN[4]
DATAIN[4] => reg32_ld_clr:reg29.DIN[4]
DATAIN[4] => reg32_ld_clr:reg30.DIN[4]
DATAIN[4] => reg32_ld_clr:reg31.DIN[4]
DATAIN[5] => reg32_ld_clr:reg0.DIN[5]
DATAIN[5] => reg32_ld_clr:reg1.DIN[5]
DATAIN[5] => reg32_ld_clr:reg2.DIN[5]
DATAIN[5] => reg32_ld_clr:reg3.DIN[5]
DATAIN[5] => reg32_ld_clr:reg4.DIN[5]
DATAIN[5] => reg32_ld_clr:reg5.DIN[5]
DATAIN[5] => reg32_ld_clr:reg6.DIN[5]
DATAIN[5] => reg32_ld_clr:reg7.DIN[5]
DATAIN[5] => reg32_ld_clr:reg8.DIN[5]
DATAIN[5] => reg32_ld_clr:reg9.DIN[5]
DATAIN[5] => reg32_ld_clr:reg10.DIN[5]
DATAIN[5] => reg32_ld_clr:reg11.DIN[5]
DATAIN[5] => reg32_ld_clr:reg12.DIN[5]
DATAIN[5] => reg32_ld_clr:reg13.DIN[5]
DATAIN[5] => reg32_ld_clr:reg14.DIN[5]
DATAIN[5] => reg32_ld_clr:reg15.DIN[5]
DATAIN[5] => reg32_ld_clr:reg16.DIN[5]
DATAIN[5] => reg32_ld_clr:reg17.DIN[5]
DATAIN[5] => reg32_ld_clr:reg18.DIN[5]
DATAIN[5] => reg32_ld_clr:reg19.DIN[5]
DATAIN[5] => reg32_ld_clr:reg20.DIN[5]
DATAIN[5] => reg32_ld_clr:reg21.DIN[5]
DATAIN[5] => reg32_ld_clr:reg22.DIN[5]
DATAIN[5] => reg32_ld_clr:reg23.DIN[5]
DATAIN[5] => reg32_ld_clr:reg24.DIN[5]
DATAIN[5] => reg32_ld_clr:reg25.DIN[5]
DATAIN[5] => reg32_ld_clr:reg26.DIN[5]
DATAIN[5] => reg32_ld_clr:reg27.DIN[5]
DATAIN[5] => reg32_ld_clr:reg28.DIN[5]
DATAIN[5] => reg32_ld_clr:reg29.DIN[5]
DATAIN[5] => reg32_ld_clr:reg30.DIN[5]
DATAIN[5] => reg32_ld_clr:reg31.DIN[5]
DATAIN[6] => reg32_ld_clr:reg0.DIN[6]
DATAIN[6] => reg32_ld_clr:reg1.DIN[6]
DATAIN[6] => reg32_ld_clr:reg2.DIN[6]
DATAIN[6] => reg32_ld_clr:reg3.DIN[6]
DATAIN[6] => reg32_ld_clr:reg4.DIN[6]
DATAIN[6] => reg32_ld_clr:reg5.DIN[6]
DATAIN[6] => reg32_ld_clr:reg6.DIN[6]
DATAIN[6] => reg32_ld_clr:reg7.DIN[6]
DATAIN[6] => reg32_ld_clr:reg8.DIN[6]
DATAIN[6] => reg32_ld_clr:reg9.DIN[6]
DATAIN[6] => reg32_ld_clr:reg10.DIN[6]
DATAIN[6] => reg32_ld_clr:reg11.DIN[6]
DATAIN[6] => reg32_ld_clr:reg12.DIN[6]
DATAIN[6] => reg32_ld_clr:reg13.DIN[6]
DATAIN[6] => reg32_ld_clr:reg14.DIN[6]
DATAIN[6] => reg32_ld_clr:reg15.DIN[6]
DATAIN[6] => reg32_ld_clr:reg16.DIN[6]
DATAIN[6] => reg32_ld_clr:reg17.DIN[6]
DATAIN[6] => reg32_ld_clr:reg18.DIN[6]
DATAIN[6] => reg32_ld_clr:reg19.DIN[6]
DATAIN[6] => reg32_ld_clr:reg20.DIN[6]
DATAIN[6] => reg32_ld_clr:reg21.DIN[6]
DATAIN[6] => reg32_ld_clr:reg22.DIN[6]
DATAIN[6] => reg32_ld_clr:reg23.DIN[6]
DATAIN[6] => reg32_ld_clr:reg24.DIN[6]
DATAIN[6] => reg32_ld_clr:reg25.DIN[6]
DATAIN[6] => reg32_ld_clr:reg26.DIN[6]
DATAIN[6] => reg32_ld_clr:reg27.DIN[6]
DATAIN[6] => reg32_ld_clr:reg28.DIN[6]
DATAIN[6] => reg32_ld_clr:reg29.DIN[6]
DATAIN[6] => reg32_ld_clr:reg30.DIN[6]
DATAIN[6] => reg32_ld_clr:reg31.DIN[6]
DATAIN[7] => reg32_ld_clr:reg0.DIN[7]
DATAIN[7] => reg32_ld_clr:reg1.DIN[7]
DATAIN[7] => reg32_ld_clr:reg2.DIN[7]
DATAIN[7] => reg32_ld_clr:reg3.DIN[7]
DATAIN[7] => reg32_ld_clr:reg4.DIN[7]
DATAIN[7] => reg32_ld_clr:reg5.DIN[7]
DATAIN[7] => reg32_ld_clr:reg6.DIN[7]
DATAIN[7] => reg32_ld_clr:reg7.DIN[7]
DATAIN[7] => reg32_ld_clr:reg8.DIN[7]
DATAIN[7] => reg32_ld_clr:reg9.DIN[7]
DATAIN[7] => reg32_ld_clr:reg10.DIN[7]
DATAIN[7] => reg32_ld_clr:reg11.DIN[7]
DATAIN[7] => reg32_ld_clr:reg12.DIN[7]
DATAIN[7] => reg32_ld_clr:reg13.DIN[7]
DATAIN[7] => reg32_ld_clr:reg14.DIN[7]
DATAIN[7] => reg32_ld_clr:reg15.DIN[7]
DATAIN[7] => reg32_ld_clr:reg16.DIN[7]
DATAIN[7] => reg32_ld_clr:reg17.DIN[7]
DATAIN[7] => reg32_ld_clr:reg18.DIN[7]
DATAIN[7] => reg32_ld_clr:reg19.DIN[7]
DATAIN[7] => reg32_ld_clr:reg20.DIN[7]
DATAIN[7] => reg32_ld_clr:reg21.DIN[7]
DATAIN[7] => reg32_ld_clr:reg22.DIN[7]
DATAIN[7] => reg32_ld_clr:reg23.DIN[7]
DATAIN[7] => reg32_ld_clr:reg24.DIN[7]
DATAIN[7] => reg32_ld_clr:reg25.DIN[7]
DATAIN[7] => reg32_ld_clr:reg26.DIN[7]
DATAIN[7] => reg32_ld_clr:reg27.DIN[7]
DATAIN[7] => reg32_ld_clr:reg28.DIN[7]
DATAIN[7] => reg32_ld_clr:reg29.DIN[7]
DATAIN[7] => reg32_ld_clr:reg30.DIN[7]
DATAIN[7] => reg32_ld_clr:reg31.DIN[7]
DATAIN[8] => reg32_ld_clr:reg0.DIN[8]
DATAIN[8] => reg32_ld_clr:reg1.DIN[8]
DATAIN[8] => reg32_ld_clr:reg2.DIN[8]
DATAIN[8] => reg32_ld_clr:reg3.DIN[8]
DATAIN[8] => reg32_ld_clr:reg4.DIN[8]
DATAIN[8] => reg32_ld_clr:reg5.DIN[8]
DATAIN[8] => reg32_ld_clr:reg6.DIN[8]
DATAIN[8] => reg32_ld_clr:reg7.DIN[8]
DATAIN[8] => reg32_ld_clr:reg8.DIN[8]
DATAIN[8] => reg32_ld_clr:reg9.DIN[8]
DATAIN[8] => reg32_ld_clr:reg10.DIN[8]
DATAIN[8] => reg32_ld_clr:reg11.DIN[8]
DATAIN[8] => reg32_ld_clr:reg12.DIN[8]
DATAIN[8] => reg32_ld_clr:reg13.DIN[8]
DATAIN[8] => reg32_ld_clr:reg14.DIN[8]
DATAIN[8] => reg32_ld_clr:reg15.DIN[8]
DATAIN[8] => reg32_ld_clr:reg16.DIN[8]
DATAIN[8] => reg32_ld_clr:reg17.DIN[8]
DATAIN[8] => reg32_ld_clr:reg18.DIN[8]
DATAIN[8] => reg32_ld_clr:reg19.DIN[8]
DATAIN[8] => reg32_ld_clr:reg20.DIN[8]
DATAIN[8] => reg32_ld_clr:reg21.DIN[8]
DATAIN[8] => reg32_ld_clr:reg22.DIN[8]
DATAIN[8] => reg32_ld_clr:reg23.DIN[8]
DATAIN[8] => reg32_ld_clr:reg24.DIN[8]
DATAIN[8] => reg32_ld_clr:reg25.DIN[8]
DATAIN[8] => reg32_ld_clr:reg26.DIN[8]
DATAIN[8] => reg32_ld_clr:reg27.DIN[8]
DATAIN[8] => reg32_ld_clr:reg28.DIN[8]
DATAIN[8] => reg32_ld_clr:reg29.DIN[8]
DATAIN[8] => reg32_ld_clr:reg30.DIN[8]
DATAIN[8] => reg32_ld_clr:reg31.DIN[8]
DATAIN[9] => reg32_ld_clr:reg0.DIN[9]
DATAIN[9] => reg32_ld_clr:reg1.DIN[9]
DATAIN[9] => reg32_ld_clr:reg2.DIN[9]
DATAIN[9] => reg32_ld_clr:reg3.DIN[9]
DATAIN[9] => reg32_ld_clr:reg4.DIN[9]
DATAIN[9] => reg32_ld_clr:reg5.DIN[9]
DATAIN[9] => reg32_ld_clr:reg6.DIN[9]
DATAIN[9] => reg32_ld_clr:reg7.DIN[9]
DATAIN[9] => reg32_ld_clr:reg8.DIN[9]
DATAIN[9] => reg32_ld_clr:reg9.DIN[9]
DATAIN[9] => reg32_ld_clr:reg10.DIN[9]
DATAIN[9] => reg32_ld_clr:reg11.DIN[9]
DATAIN[9] => reg32_ld_clr:reg12.DIN[9]
DATAIN[9] => reg32_ld_clr:reg13.DIN[9]
DATAIN[9] => reg32_ld_clr:reg14.DIN[9]
DATAIN[9] => reg32_ld_clr:reg15.DIN[9]
DATAIN[9] => reg32_ld_clr:reg16.DIN[9]
DATAIN[9] => reg32_ld_clr:reg17.DIN[9]
DATAIN[9] => reg32_ld_clr:reg18.DIN[9]
DATAIN[9] => reg32_ld_clr:reg19.DIN[9]
DATAIN[9] => reg32_ld_clr:reg20.DIN[9]
DATAIN[9] => reg32_ld_clr:reg21.DIN[9]
DATAIN[9] => reg32_ld_clr:reg22.DIN[9]
DATAIN[9] => reg32_ld_clr:reg23.DIN[9]
DATAIN[9] => reg32_ld_clr:reg24.DIN[9]
DATAIN[9] => reg32_ld_clr:reg25.DIN[9]
DATAIN[9] => reg32_ld_clr:reg26.DIN[9]
DATAIN[9] => reg32_ld_clr:reg27.DIN[9]
DATAIN[9] => reg32_ld_clr:reg28.DIN[9]
DATAIN[9] => reg32_ld_clr:reg29.DIN[9]
DATAIN[9] => reg32_ld_clr:reg30.DIN[9]
DATAIN[9] => reg32_ld_clr:reg31.DIN[9]
DATAIN[10] => reg32_ld_clr:reg0.DIN[10]
DATAIN[10] => reg32_ld_clr:reg1.DIN[10]
DATAIN[10] => reg32_ld_clr:reg2.DIN[10]
DATAIN[10] => reg32_ld_clr:reg3.DIN[10]
DATAIN[10] => reg32_ld_clr:reg4.DIN[10]
DATAIN[10] => reg32_ld_clr:reg5.DIN[10]
DATAIN[10] => reg32_ld_clr:reg6.DIN[10]
DATAIN[10] => reg32_ld_clr:reg7.DIN[10]
DATAIN[10] => reg32_ld_clr:reg8.DIN[10]
DATAIN[10] => reg32_ld_clr:reg9.DIN[10]
DATAIN[10] => reg32_ld_clr:reg10.DIN[10]
DATAIN[10] => reg32_ld_clr:reg11.DIN[10]
DATAIN[10] => reg32_ld_clr:reg12.DIN[10]
DATAIN[10] => reg32_ld_clr:reg13.DIN[10]
DATAIN[10] => reg32_ld_clr:reg14.DIN[10]
DATAIN[10] => reg32_ld_clr:reg15.DIN[10]
DATAIN[10] => reg32_ld_clr:reg16.DIN[10]
DATAIN[10] => reg32_ld_clr:reg17.DIN[10]
DATAIN[10] => reg32_ld_clr:reg18.DIN[10]
DATAIN[10] => reg32_ld_clr:reg19.DIN[10]
DATAIN[10] => reg32_ld_clr:reg20.DIN[10]
DATAIN[10] => reg32_ld_clr:reg21.DIN[10]
DATAIN[10] => reg32_ld_clr:reg22.DIN[10]
DATAIN[10] => reg32_ld_clr:reg23.DIN[10]
DATAIN[10] => reg32_ld_clr:reg24.DIN[10]
DATAIN[10] => reg32_ld_clr:reg25.DIN[10]
DATAIN[10] => reg32_ld_clr:reg26.DIN[10]
DATAIN[10] => reg32_ld_clr:reg27.DIN[10]
DATAIN[10] => reg32_ld_clr:reg28.DIN[10]
DATAIN[10] => reg32_ld_clr:reg29.DIN[10]
DATAIN[10] => reg32_ld_clr:reg30.DIN[10]
DATAIN[10] => reg32_ld_clr:reg31.DIN[10]
DATAIN[11] => reg32_ld_clr:reg0.DIN[11]
DATAIN[11] => reg32_ld_clr:reg1.DIN[11]
DATAIN[11] => reg32_ld_clr:reg2.DIN[11]
DATAIN[11] => reg32_ld_clr:reg3.DIN[11]
DATAIN[11] => reg32_ld_clr:reg4.DIN[11]
DATAIN[11] => reg32_ld_clr:reg5.DIN[11]
DATAIN[11] => reg32_ld_clr:reg6.DIN[11]
DATAIN[11] => reg32_ld_clr:reg7.DIN[11]
DATAIN[11] => reg32_ld_clr:reg8.DIN[11]
DATAIN[11] => reg32_ld_clr:reg9.DIN[11]
DATAIN[11] => reg32_ld_clr:reg10.DIN[11]
DATAIN[11] => reg32_ld_clr:reg11.DIN[11]
DATAIN[11] => reg32_ld_clr:reg12.DIN[11]
DATAIN[11] => reg32_ld_clr:reg13.DIN[11]
DATAIN[11] => reg32_ld_clr:reg14.DIN[11]
DATAIN[11] => reg32_ld_clr:reg15.DIN[11]
DATAIN[11] => reg32_ld_clr:reg16.DIN[11]
DATAIN[11] => reg32_ld_clr:reg17.DIN[11]
DATAIN[11] => reg32_ld_clr:reg18.DIN[11]
DATAIN[11] => reg32_ld_clr:reg19.DIN[11]
DATAIN[11] => reg32_ld_clr:reg20.DIN[11]
DATAIN[11] => reg32_ld_clr:reg21.DIN[11]
DATAIN[11] => reg32_ld_clr:reg22.DIN[11]
DATAIN[11] => reg32_ld_clr:reg23.DIN[11]
DATAIN[11] => reg32_ld_clr:reg24.DIN[11]
DATAIN[11] => reg32_ld_clr:reg25.DIN[11]
DATAIN[11] => reg32_ld_clr:reg26.DIN[11]
DATAIN[11] => reg32_ld_clr:reg27.DIN[11]
DATAIN[11] => reg32_ld_clr:reg28.DIN[11]
DATAIN[11] => reg32_ld_clr:reg29.DIN[11]
DATAIN[11] => reg32_ld_clr:reg30.DIN[11]
DATAIN[11] => reg32_ld_clr:reg31.DIN[11]
DATAIN[12] => reg32_ld_clr:reg0.DIN[12]
DATAIN[12] => reg32_ld_clr:reg1.DIN[12]
DATAIN[12] => reg32_ld_clr:reg2.DIN[12]
DATAIN[12] => reg32_ld_clr:reg3.DIN[12]
DATAIN[12] => reg32_ld_clr:reg4.DIN[12]
DATAIN[12] => reg32_ld_clr:reg5.DIN[12]
DATAIN[12] => reg32_ld_clr:reg6.DIN[12]
DATAIN[12] => reg32_ld_clr:reg7.DIN[12]
DATAIN[12] => reg32_ld_clr:reg8.DIN[12]
DATAIN[12] => reg32_ld_clr:reg9.DIN[12]
DATAIN[12] => reg32_ld_clr:reg10.DIN[12]
DATAIN[12] => reg32_ld_clr:reg11.DIN[12]
DATAIN[12] => reg32_ld_clr:reg12.DIN[12]
DATAIN[12] => reg32_ld_clr:reg13.DIN[12]
DATAIN[12] => reg32_ld_clr:reg14.DIN[12]
DATAIN[12] => reg32_ld_clr:reg15.DIN[12]
DATAIN[12] => reg32_ld_clr:reg16.DIN[12]
DATAIN[12] => reg32_ld_clr:reg17.DIN[12]
DATAIN[12] => reg32_ld_clr:reg18.DIN[12]
DATAIN[12] => reg32_ld_clr:reg19.DIN[12]
DATAIN[12] => reg32_ld_clr:reg20.DIN[12]
DATAIN[12] => reg32_ld_clr:reg21.DIN[12]
DATAIN[12] => reg32_ld_clr:reg22.DIN[12]
DATAIN[12] => reg32_ld_clr:reg23.DIN[12]
DATAIN[12] => reg32_ld_clr:reg24.DIN[12]
DATAIN[12] => reg32_ld_clr:reg25.DIN[12]
DATAIN[12] => reg32_ld_clr:reg26.DIN[12]
DATAIN[12] => reg32_ld_clr:reg27.DIN[12]
DATAIN[12] => reg32_ld_clr:reg28.DIN[12]
DATAIN[12] => reg32_ld_clr:reg29.DIN[12]
DATAIN[12] => reg32_ld_clr:reg30.DIN[12]
DATAIN[12] => reg32_ld_clr:reg31.DIN[12]
DATAIN[13] => reg32_ld_clr:reg0.DIN[13]
DATAIN[13] => reg32_ld_clr:reg1.DIN[13]
DATAIN[13] => reg32_ld_clr:reg2.DIN[13]
DATAIN[13] => reg32_ld_clr:reg3.DIN[13]
DATAIN[13] => reg32_ld_clr:reg4.DIN[13]
DATAIN[13] => reg32_ld_clr:reg5.DIN[13]
DATAIN[13] => reg32_ld_clr:reg6.DIN[13]
DATAIN[13] => reg32_ld_clr:reg7.DIN[13]
DATAIN[13] => reg32_ld_clr:reg8.DIN[13]
DATAIN[13] => reg32_ld_clr:reg9.DIN[13]
DATAIN[13] => reg32_ld_clr:reg10.DIN[13]
DATAIN[13] => reg32_ld_clr:reg11.DIN[13]
DATAIN[13] => reg32_ld_clr:reg12.DIN[13]
DATAIN[13] => reg32_ld_clr:reg13.DIN[13]
DATAIN[13] => reg32_ld_clr:reg14.DIN[13]
DATAIN[13] => reg32_ld_clr:reg15.DIN[13]
DATAIN[13] => reg32_ld_clr:reg16.DIN[13]
DATAIN[13] => reg32_ld_clr:reg17.DIN[13]
DATAIN[13] => reg32_ld_clr:reg18.DIN[13]
DATAIN[13] => reg32_ld_clr:reg19.DIN[13]
DATAIN[13] => reg32_ld_clr:reg20.DIN[13]
DATAIN[13] => reg32_ld_clr:reg21.DIN[13]
DATAIN[13] => reg32_ld_clr:reg22.DIN[13]
DATAIN[13] => reg32_ld_clr:reg23.DIN[13]
DATAIN[13] => reg32_ld_clr:reg24.DIN[13]
DATAIN[13] => reg32_ld_clr:reg25.DIN[13]
DATAIN[13] => reg32_ld_clr:reg26.DIN[13]
DATAIN[13] => reg32_ld_clr:reg27.DIN[13]
DATAIN[13] => reg32_ld_clr:reg28.DIN[13]
DATAIN[13] => reg32_ld_clr:reg29.DIN[13]
DATAIN[13] => reg32_ld_clr:reg30.DIN[13]
DATAIN[13] => reg32_ld_clr:reg31.DIN[13]
DATAIN[14] => reg32_ld_clr:reg0.DIN[14]
DATAIN[14] => reg32_ld_clr:reg1.DIN[14]
DATAIN[14] => reg32_ld_clr:reg2.DIN[14]
DATAIN[14] => reg32_ld_clr:reg3.DIN[14]
DATAIN[14] => reg32_ld_clr:reg4.DIN[14]
DATAIN[14] => reg32_ld_clr:reg5.DIN[14]
DATAIN[14] => reg32_ld_clr:reg6.DIN[14]
DATAIN[14] => reg32_ld_clr:reg7.DIN[14]
DATAIN[14] => reg32_ld_clr:reg8.DIN[14]
DATAIN[14] => reg32_ld_clr:reg9.DIN[14]
DATAIN[14] => reg32_ld_clr:reg10.DIN[14]
DATAIN[14] => reg32_ld_clr:reg11.DIN[14]
DATAIN[14] => reg32_ld_clr:reg12.DIN[14]
DATAIN[14] => reg32_ld_clr:reg13.DIN[14]
DATAIN[14] => reg32_ld_clr:reg14.DIN[14]
DATAIN[14] => reg32_ld_clr:reg15.DIN[14]
DATAIN[14] => reg32_ld_clr:reg16.DIN[14]
DATAIN[14] => reg32_ld_clr:reg17.DIN[14]
DATAIN[14] => reg32_ld_clr:reg18.DIN[14]
DATAIN[14] => reg32_ld_clr:reg19.DIN[14]
DATAIN[14] => reg32_ld_clr:reg20.DIN[14]
DATAIN[14] => reg32_ld_clr:reg21.DIN[14]
DATAIN[14] => reg32_ld_clr:reg22.DIN[14]
DATAIN[14] => reg32_ld_clr:reg23.DIN[14]
DATAIN[14] => reg32_ld_clr:reg24.DIN[14]
DATAIN[14] => reg32_ld_clr:reg25.DIN[14]
DATAIN[14] => reg32_ld_clr:reg26.DIN[14]
DATAIN[14] => reg32_ld_clr:reg27.DIN[14]
DATAIN[14] => reg32_ld_clr:reg28.DIN[14]
DATAIN[14] => reg32_ld_clr:reg29.DIN[14]
DATAIN[14] => reg32_ld_clr:reg30.DIN[14]
DATAIN[14] => reg32_ld_clr:reg31.DIN[14]
DATAIN[15] => reg32_ld_clr:reg0.DIN[15]
DATAIN[15] => reg32_ld_clr:reg1.DIN[15]
DATAIN[15] => reg32_ld_clr:reg2.DIN[15]
DATAIN[15] => reg32_ld_clr:reg3.DIN[15]
DATAIN[15] => reg32_ld_clr:reg4.DIN[15]
DATAIN[15] => reg32_ld_clr:reg5.DIN[15]
DATAIN[15] => reg32_ld_clr:reg6.DIN[15]
DATAIN[15] => reg32_ld_clr:reg7.DIN[15]
DATAIN[15] => reg32_ld_clr:reg8.DIN[15]
DATAIN[15] => reg32_ld_clr:reg9.DIN[15]
DATAIN[15] => reg32_ld_clr:reg10.DIN[15]
DATAIN[15] => reg32_ld_clr:reg11.DIN[15]
DATAIN[15] => reg32_ld_clr:reg12.DIN[15]
DATAIN[15] => reg32_ld_clr:reg13.DIN[15]
DATAIN[15] => reg32_ld_clr:reg14.DIN[15]
DATAIN[15] => reg32_ld_clr:reg15.DIN[15]
DATAIN[15] => reg32_ld_clr:reg16.DIN[15]
DATAIN[15] => reg32_ld_clr:reg17.DIN[15]
DATAIN[15] => reg32_ld_clr:reg18.DIN[15]
DATAIN[15] => reg32_ld_clr:reg19.DIN[15]
DATAIN[15] => reg32_ld_clr:reg20.DIN[15]
DATAIN[15] => reg32_ld_clr:reg21.DIN[15]
DATAIN[15] => reg32_ld_clr:reg22.DIN[15]
DATAIN[15] => reg32_ld_clr:reg23.DIN[15]
DATAIN[15] => reg32_ld_clr:reg24.DIN[15]
DATAIN[15] => reg32_ld_clr:reg25.DIN[15]
DATAIN[15] => reg32_ld_clr:reg26.DIN[15]
DATAIN[15] => reg32_ld_clr:reg27.DIN[15]
DATAIN[15] => reg32_ld_clr:reg28.DIN[15]
DATAIN[15] => reg32_ld_clr:reg29.DIN[15]
DATAIN[15] => reg32_ld_clr:reg30.DIN[15]
DATAIN[15] => reg32_ld_clr:reg31.DIN[15]
DATAIN[16] => reg32_ld_clr:reg0.DIN[16]
DATAIN[16] => reg32_ld_clr:reg1.DIN[16]
DATAIN[16] => reg32_ld_clr:reg2.DIN[16]
DATAIN[16] => reg32_ld_clr:reg3.DIN[16]
DATAIN[16] => reg32_ld_clr:reg4.DIN[16]
DATAIN[16] => reg32_ld_clr:reg5.DIN[16]
DATAIN[16] => reg32_ld_clr:reg6.DIN[16]
DATAIN[16] => reg32_ld_clr:reg7.DIN[16]
DATAIN[16] => reg32_ld_clr:reg8.DIN[16]
DATAIN[16] => reg32_ld_clr:reg9.DIN[16]
DATAIN[16] => reg32_ld_clr:reg10.DIN[16]
DATAIN[16] => reg32_ld_clr:reg11.DIN[16]
DATAIN[16] => reg32_ld_clr:reg12.DIN[16]
DATAIN[16] => reg32_ld_clr:reg13.DIN[16]
DATAIN[16] => reg32_ld_clr:reg14.DIN[16]
DATAIN[16] => reg32_ld_clr:reg15.DIN[16]
DATAIN[16] => reg32_ld_clr:reg16.DIN[16]
DATAIN[16] => reg32_ld_clr:reg17.DIN[16]
DATAIN[16] => reg32_ld_clr:reg18.DIN[16]
DATAIN[16] => reg32_ld_clr:reg19.DIN[16]
DATAIN[16] => reg32_ld_clr:reg20.DIN[16]
DATAIN[16] => reg32_ld_clr:reg21.DIN[16]
DATAIN[16] => reg32_ld_clr:reg22.DIN[16]
DATAIN[16] => reg32_ld_clr:reg23.DIN[16]
DATAIN[16] => reg32_ld_clr:reg24.DIN[16]
DATAIN[16] => reg32_ld_clr:reg25.DIN[16]
DATAIN[16] => reg32_ld_clr:reg26.DIN[16]
DATAIN[16] => reg32_ld_clr:reg27.DIN[16]
DATAIN[16] => reg32_ld_clr:reg28.DIN[16]
DATAIN[16] => reg32_ld_clr:reg29.DIN[16]
DATAIN[16] => reg32_ld_clr:reg30.DIN[16]
DATAIN[16] => reg32_ld_clr:reg31.DIN[16]
DATAIN[17] => reg32_ld_clr:reg0.DIN[17]
DATAIN[17] => reg32_ld_clr:reg1.DIN[17]
DATAIN[17] => reg32_ld_clr:reg2.DIN[17]
DATAIN[17] => reg32_ld_clr:reg3.DIN[17]
DATAIN[17] => reg32_ld_clr:reg4.DIN[17]
DATAIN[17] => reg32_ld_clr:reg5.DIN[17]
DATAIN[17] => reg32_ld_clr:reg6.DIN[17]
DATAIN[17] => reg32_ld_clr:reg7.DIN[17]
DATAIN[17] => reg32_ld_clr:reg8.DIN[17]
DATAIN[17] => reg32_ld_clr:reg9.DIN[17]
DATAIN[17] => reg32_ld_clr:reg10.DIN[17]
DATAIN[17] => reg32_ld_clr:reg11.DIN[17]
DATAIN[17] => reg32_ld_clr:reg12.DIN[17]
DATAIN[17] => reg32_ld_clr:reg13.DIN[17]
DATAIN[17] => reg32_ld_clr:reg14.DIN[17]
DATAIN[17] => reg32_ld_clr:reg15.DIN[17]
DATAIN[17] => reg32_ld_clr:reg16.DIN[17]
DATAIN[17] => reg32_ld_clr:reg17.DIN[17]
DATAIN[17] => reg32_ld_clr:reg18.DIN[17]
DATAIN[17] => reg32_ld_clr:reg19.DIN[17]
DATAIN[17] => reg32_ld_clr:reg20.DIN[17]
DATAIN[17] => reg32_ld_clr:reg21.DIN[17]
DATAIN[17] => reg32_ld_clr:reg22.DIN[17]
DATAIN[17] => reg32_ld_clr:reg23.DIN[17]
DATAIN[17] => reg32_ld_clr:reg24.DIN[17]
DATAIN[17] => reg32_ld_clr:reg25.DIN[17]
DATAIN[17] => reg32_ld_clr:reg26.DIN[17]
DATAIN[17] => reg32_ld_clr:reg27.DIN[17]
DATAIN[17] => reg32_ld_clr:reg28.DIN[17]
DATAIN[17] => reg32_ld_clr:reg29.DIN[17]
DATAIN[17] => reg32_ld_clr:reg30.DIN[17]
DATAIN[17] => reg32_ld_clr:reg31.DIN[17]
DATAIN[18] => reg32_ld_clr:reg0.DIN[18]
DATAIN[18] => reg32_ld_clr:reg1.DIN[18]
DATAIN[18] => reg32_ld_clr:reg2.DIN[18]
DATAIN[18] => reg32_ld_clr:reg3.DIN[18]
DATAIN[18] => reg32_ld_clr:reg4.DIN[18]
DATAIN[18] => reg32_ld_clr:reg5.DIN[18]
DATAIN[18] => reg32_ld_clr:reg6.DIN[18]
DATAIN[18] => reg32_ld_clr:reg7.DIN[18]
DATAIN[18] => reg32_ld_clr:reg8.DIN[18]
DATAIN[18] => reg32_ld_clr:reg9.DIN[18]
DATAIN[18] => reg32_ld_clr:reg10.DIN[18]
DATAIN[18] => reg32_ld_clr:reg11.DIN[18]
DATAIN[18] => reg32_ld_clr:reg12.DIN[18]
DATAIN[18] => reg32_ld_clr:reg13.DIN[18]
DATAIN[18] => reg32_ld_clr:reg14.DIN[18]
DATAIN[18] => reg32_ld_clr:reg15.DIN[18]
DATAIN[18] => reg32_ld_clr:reg16.DIN[18]
DATAIN[18] => reg32_ld_clr:reg17.DIN[18]
DATAIN[18] => reg32_ld_clr:reg18.DIN[18]
DATAIN[18] => reg32_ld_clr:reg19.DIN[18]
DATAIN[18] => reg32_ld_clr:reg20.DIN[18]
DATAIN[18] => reg32_ld_clr:reg21.DIN[18]
DATAIN[18] => reg32_ld_clr:reg22.DIN[18]
DATAIN[18] => reg32_ld_clr:reg23.DIN[18]
DATAIN[18] => reg32_ld_clr:reg24.DIN[18]
DATAIN[18] => reg32_ld_clr:reg25.DIN[18]
DATAIN[18] => reg32_ld_clr:reg26.DIN[18]
DATAIN[18] => reg32_ld_clr:reg27.DIN[18]
DATAIN[18] => reg32_ld_clr:reg28.DIN[18]
DATAIN[18] => reg32_ld_clr:reg29.DIN[18]
DATAIN[18] => reg32_ld_clr:reg30.DIN[18]
DATAIN[18] => reg32_ld_clr:reg31.DIN[18]
DATAIN[19] => reg32_ld_clr:reg0.DIN[19]
DATAIN[19] => reg32_ld_clr:reg1.DIN[19]
DATAIN[19] => reg32_ld_clr:reg2.DIN[19]
DATAIN[19] => reg32_ld_clr:reg3.DIN[19]
DATAIN[19] => reg32_ld_clr:reg4.DIN[19]
DATAIN[19] => reg32_ld_clr:reg5.DIN[19]
DATAIN[19] => reg32_ld_clr:reg6.DIN[19]
DATAIN[19] => reg32_ld_clr:reg7.DIN[19]
DATAIN[19] => reg32_ld_clr:reg8.DIN[19]
DATAIN[19] => reg32_ld_clr:reg9.DIN[19]
DATAIN[19] => reg32_ld_clr:reg10.DIN[19]
DATAIN[19] => reg32_ld_clr:reg11.DIN[19]
DATAIN[19] => reg32_ld_clr:reg12.DIN[19]
DATAIN[19] => reg32_ld_clr:reg13.DIN[19]
DATAIN[19] => reg32_ld_clr:reg14.DIN[19]
DATAIN[19] => reg32_ld_clr:reg15.DIN[19]
DATAIN[19] => reg32_ld_clr:reg16.DIN[19]
DATAIN[19] => reg32_ld_clr:reg17.DIN[19]
DATAIN[19] => reg32_ld_clr:reg18.DIN[19]
DATAIN[19] => reg32_ld_clr:reg19.DIN[19]
DATAIN[19] => reg32_ld_clr:reg20.DIN[19]
DATAIN[19] => reg32_ld_clr:reg21.DIN[19]
DATAIN[19] => reg32_ld_clr:reg22.DIN[19]
DATAIN[19] => reg32_ld_clr:reg23.DIN[19]
DATAIN[19] => reg32_ld_clr:reg24.DIN[19]
DATAIN[19] => reg32_ld_clr:reg25.DIN[19]
DATAIN[19] => reg32_ld_clr:reg26.DIN[19]
DATAIN[19] => reg32_ld_clr:reg27.DIN[19]
DATAIN[19] => reg32_ld_clr:reg28.DIN[19]
DATAIN[19] => reg32_ld_clr:reg29.DIN[19]
DATAIN[19] => reg32_ld_clr:reg30.DIN[19]
DATAIN[19] => reg32_ld_clr:reg31.DIN[19]
DATAIN[20] => reg32_ld_clr:reg0.DIN[20]
DATAIN[20] => reg32_ld_clr:reg1.DIN[20]
DATAIN[20] => reg32_ld_clr:reg2.DIN[20]
DATAIN[20] => reg32_ld_clr:reg3.DIN[20]
DATAIN[20] => reg32_ld_clr:reg4.DIN[20]
DATAIN[20] => reg32_ld_clr:reg5.DIN[20]
DATAIN[20] => reg32_ld_clr:reg6.DIN[20]
DATAIN[20] => reg32_ld_clr:reg7.DIN[20]
DATAIN[20] => reg32_ld_clr:reg8.DIN[20]
DATAIN[20] => reg32_ld_clr:reg9.DIN[20]
DATAIN[20] => reg32_ld_clr:reg10.DIN[20]
DATAIN[20] => reg32_ld_clr:reg11.DIN[20]
DATAIN[20] => reg32_ld_clr:reg12.DIN[20]
DATAIN[20] => reg32_ld_clr:reg13.DIN[20]
DATAIN[20] => reg32_ld_clr:reg14.DIN[20]
DATAIN[20] => reg32_ld_clr:reg15.DIN[20]
DATAIN[20] => reg32_ld_clr:reg16.DIN[20]
DATAIN[20] => reg32_ld_clr:reg17.DIN[20]
DATAIN[20] => reg32_ld_clr:reg18.DIN[20]
DATAIN[20] => reg32_ld_clr:reg19.DIN[20]
DATAIN[20] => reg32_ld_clr:reg20.DIN[20]
DATAIN[20] => reg32_ld_clr:reg21.DIN[20]
DATAIN[20] => reg32_ld_clr:reg22.DIN[20]
DATAIN[20] => reg32_ld_clr:reg23.DIN[20]
DATAIN[20] => reg32_ld_clr:reg24.DIN[20]
DATAIN[20] => reg32_ld_clr:reg25.DIN[20]
DATAIN[20] => reg32_ld_clr:reg26.DIN[20]
DATAIN[20] => reg32_ld_clr:reg27.DIN[20]
DATAIN[20] => reg32_ld_clr:reg28.DIN[20]
DATAIN[20] => reg32_ld_clr:reg29.DIN[20]
DATAIN[20] => reg32_ld_clr:reg30.DIN[20]
DATAIN[20] => reg32_ld_clr:reg31.DIN[20]
DATAIN[21] => reg32_ld_clr:reg0.DIN[21]
DATAIN[21] => reg32_ld_clr:reg1.DIN[21]
DATAIN[21] => reg32_ld_clr:reg2.DIN[21]
DATAIN[21] => reg32_ld_clr:reg3.DIN[21]
DATAIN[21] => reg32_ld_clr:reg4.DIN[21]
DATAIN[21] => reg32_ld_clr:reg5.DIN[21]
DATAIN[21] => reg32_ld_clr:reg6.DIN[21]
DATAIN[21] => reg32_ld_clr:reg7.DIN[21]
DATAIN[21] => reg32_ld_clr:reg8.DIN[21]
DATAIN[21] => reg32_ld_clr:reg9.DIN[21]
DATAIN[21] => reg32_ld_clr:reg10.DIN[21]
DATAIN[21] => reg32_ld_clr:reg11.DIN[21]
DATAIN[21] => reg32_ld_clr:reg12.DIN[21]
DATAIN[21] => reg32_ld_clr:reg13.DIN[21]
DATAIN[21] => reg32_ld_clr:reg14.DIN[21]
DATAIN[21] => reg32_ld_clr:reg15.DIN[21]
DATAIN[21] => reg32_ld_clr:reg16.DIN[21]
DATAIN[21] => reg32_ld_clr:reg17.DIN[21]
DATAIN[21] => reg32_ld_clr:reg18.DIN[21]
DATAIN[21] => reg32_ld_clr:reg19.DIN[21]
DATAIN[21] => reg32_ld_clr:reg20.DIN[21]
DATAIN[21] => reg32_ld_clr:reg21.DIN[21]
DATAIN[21] => reg32_ld_clr:reg22.DIN[21]
DATAIN[21] => reg32_ld_clr:reg23.DIN[21]
DATAIN[21] => reg32_ld_clr:reg24.DIN[21]
DATAIN[21] => reg32_ld_clr:reg25.DIN[21]
DATAIN[21] => reg32_ld_clr:reg26.DIN[21]
DATAIN[21] => reg32_ld_clr:reg27.DIN[21]
DATAIN[21] => reg32_ld_clr:reg28.DIN[21]
DATAIN[21] => reg32_ld_clr:reg29.DIN[21]
DATAIN[21] => reg32_ld_clr:reg30.DIN[21]
DATAIN[21] => reg32_ld_clr:reg31.DIN[21]
DATAIN[22] => reg32_ld_clr:reg0.DIN[22]
DATAIN[22] => reg32_ld_clr:reg1.DIN[22]
DATAIN[22] => reg32_ld_clr:reg2.DIN[22]
DATAIN[22] => reg32_ld_clr:reg3.DIN[22]
DATAIN[22] => reg32_ld_clr:reg4.DIN[22]
DATAIN[22] => reg32_ld_clr:reg5.DIN[22]
DATAIN[22] => reg32_ld_clr:reg6.DIN[22]
DATAIN[22] => reg32_ld_clr:reg7.DIN[22]
DATAIN[22] => reg32_ld_clr:reg8.DIN[22]
DATAIN[22] => reg32_ld_clr:reg9.DIN[22]
DATAIN[22] => reg32_ld_clr:reg10.DIN[22]
DATAIN[22] => reg32_ld_clr:reg11.DIN[22]
DATAIN[22] => reg32_ld_clr:reg12.DIN[22]
DATAIN[22] => reg32_ld_clr:reg13.DIN[22]
DATAIN[22] => reg32_ld_clr:reg14.DIN[22]
DATAIN[22] => reg32_ld_clr:reg15.DIN[22]
DATAIN[22] => reg32_ld_clr:reg16.DIN[22]
DATAIN[22] => reg32_ld_clr:reg17.DIN[22]
DATAIN[22] => reg32_ld_clr:reg18.DIN[22]
DATAIN[22] => reg32_ld_clr:reg19.DIN[22]
DATAIN[22] => reg32_ld_clr:reg20.DIN[22]
DATAIN[22] => reg32_ld_clr:reg21.DIN[22]
DATAIN[22] => reg32_ld_clr:reg22.DIN[22]
DATAIN[22] => reg32_ld_clr:reg23.DIN[22]
DATAIN[22] => reg32_ld_clr:reg24.DIN[22]
DATAIN[22] => reg32_ld_clr:reg25.DIN[22]
DATAIN[22] => reg32_ld_clr:reg26.DIN[22]
DATAIN[22] => reg32_ld_clr:reg27.DIN[22]
DATAIN[22] => reg32_ld_clr:reg28.DIN[22]
DATAIN[22] => reg32_ld_clr:reg29.DIN[22]
DATAIN[22] => reg32_ld_clr:reg30.DIN[22]
DATAIN[22] => reg32_ld_clr:reg31.DIN[22]
DATAIN[23] => reg32_ld_clr:reg0.DIN[23]
DATAIN[23] => reg32_ld_clr:reg1.DIN[23]
DATAIN[23] => reg32_ld_clr:reg2.DIN[23]
DATAIN[23] => reg32_ld_clr:reg3.DIN[23]
DATAIN[23] => reg32_ld_clr:reg4.DIN[23]
DATAIN[23] => reg32_ld_clr:reg5.DIN[23]
DATAIN[23] => reg32_ld_clr:reg6.DIN[23]
DATAIN[23] => reg32_ld_clr:reg7.DIN[23]
DATAIN[23] => reg32_ld_clr:reg8.DIN[23]
DATAIN[23] => reg32_ld_clr:reg9.DIN[23]
DATAIN[23] => reg32_ld_clr:reg10.DIN[23]
DATAIN[23] => reg32_ld_clr:reg11.DIN[23]
DATAIN[23] => reg32_ld_clr:reg12.DIN[23]
DATAIN[23] => reg32_ld_clr:reg13.DIN[23]
DATAIN[23] => reg32_ld_clr:reg14.DIN[23]
DATAIN[23] => reg32_ld_clr:reg15.DIN[23]
DATAIN[23] => reg32_ld_clr:reg16.DIN[23]
DATAIN[23] => reg32_ld_clr:reg17.DIN[23]
DATAIN[23] => reg32_ld_clr:reg18.DIN[23]
DATAIN[23] => reg32_ld_clr:reg19.DIN[23]
DATAIN[23] => reg32_ld_clr:reg20.DIN[23]
DATAIN[23] => reg32_ld_clr:reg21.DIN[23]
DATAIN[23] => reg32_ld_clr:reg22.DIN[23]
DATAIN[23] => reg32_ld_clr:reg23.DIN[23]
DATAIN[23] => reg32_ld_clr:reg24.DIN[23]
DATAIN[23] => reg32_ld_clr:reg25.DIN[23]
DATAIN[23] => reg32_ld_clr:reg26.DIN[23]
DATAIN[23] => reg32_ld_clr:reg27.DIN[23]
DATAIN[23] => reg32_ld_clr:reg28.DIN[23]
DATAIN[23] => reg32_ld_clr:reg29.DIN[23]
DATAIN[23] => reg32_ld_clr:reg30.DIN[23]
DATAIN[23] => reg32_ld_clr:reg31.DIN[23]
DATAIN[24] => reg32_ld_clr:reg0.DIN[24]
DATAIN[24] => reg32_ld_clr:reg1.DIN[24]
DATAIN[24] => reg32_ld_clr:reg2.DIN[24]
DATAIN[24] => reg32_ld_clr:reg3.DIN[24]
DATAIN[24] => reg32_ld_clr:reg4.DIN[24]
DATAIN[24] => reg32_ld_clr:reg5.DIN[24]
DATAIN[24] => reg32_ld_clr:reg6.DIN[24]
DATAIN[24] => reg32_ld_clr:reg7.DIN[24]
DATAIN[24] => reg32_ld_clr:reg8.DIN[24]
DATAIN[24] => reg32_ld_clr:reg9.DIN[24]
DATAIN[24] => reg32_ld_clr:reg10.DIN[24]
DATAIN[24] => reg32_ld_clr:reg11.DIN[24]
DATAIN[24] => reg32_ld_clr:reg12.DIN[24]
DATAIN[24] => reg32_ld_clr:reg13.DIN[24]
DATAIN[24] => reg32_ld_clr:reg14.DIN[24]
DATAIN[24] => reg32_ld_clr:reg15.DIN[24]
DATAIN[24] => reg32_ld_clr:reg16.DIN[24]
DATAIN[24] => reg32_ld_clr:reg17.DIN[24]
DATAIN[24] => reg32_ld_clr:reg18.DIN[24]
DATAIN[24] => reg32_ld_clr:reg19.DIN[24]
DATAIN[24] => reg32_ld_clr:reg20.DIN[24]
DATAIN[24] => reg32_ld_clr:reg21.DIN[24]
DATAIN[24] => reg32_ld_clr:reg22.DIN[24]
DATAIN[24] => reg32_ld_clr:reg23.DIN[24]
DATAIN[24] => reg32_ld_clr:reg24.DIN[24]
DATAIN[24] => reg32_ld_clr:reg25.DIN[24]
DATAIN[24] => reg32_ld_clr:reg26.DIN[24]
DATAIN[24] => reg32_ld_clr:reg27.DIN[24]
DATAIN[24] => reg32_ld_clr:reg28.DIN[24]
DATAIN[24] => reg32_ld_clr:reg29.DIN[24]
DATAIN[24] => reg32_ld_clr:reg30.DIN[24]
DATAIN[24] => reg32_ld_clr:reg31.DIN[24]
DATAIN[25] => reg32_ld_clr:reg0.DIN[25]
DATAIN[25] => reg32_ld_clr:reg1.DIN[25]
DATAIN[25] => reg32_ld_clr:reg2.DIN[25]
DATAIN[25] => reg32_ld_clr:reg3.DIN[25]
DATAIN[25] => reg32_ld_clr:reg4.DIN[25]
DATAIN[25] => reg32_ld_clr:reg5.DIN[25]
DATAIN[25] => reg32_ld_clr:reg6.DIN[25]
DATAIN[25] => reg32_ld_clr:reg7.DIN[25]
DATAIN[25] => reg32_ld_clr:reg8.DIN[25]
DATAIN[25] => reg32_ld_clr:reg9.DIN[25]
DATAIN[25] => reg32_ld_clr:reg10.DIN[25]
DATAIN[25] => reg32_ld_clr:reg11.DIN[25]
DATAIN[25] => reg32_ld_clr:reg12.DIN[25]
DATAIN[25] => reg32_ld_clr:reg13.DIN[25]
DATAIN[25] => reg32_ld_clr:reg14.DIN[25]
DATAIN[25] => reg32_ld_clr:reg15.DIN[25]
DATAIN[25] => reg32_ld_clr:reg16.DIN[25]
DATAIN[25] => reg32_ld_clr:reg17.DIN[25]
DATAIN[25] => reg32_ld_clr:reg18.DIN[25]
DATAIN[25] => reg32_ld_clr:reg19.DIN[25]
DATAIN[25] => reg32_ld_clr:reg20.DIN[25]
DATAIN[25] => reg32_ld_clr:reg21.DIN[25]
DATAIN[25] => reg32_ld_clr:reg22.DIN[25]
DATAIN[25] => reg32_ld_clr:reg23.DIN[25]
DATAIN[25] => reg32_ld_clr:reg24.DIN[25]
DATAIN[25] => reg32_ld_clr:reg25.DIN[25]
DATAIN[25] => reg32_ld_clr:reg26.DIN[25]
DATAIN[25] => reg32_ld_clr:reg27.DIN[25]
DATAIN[25] => reg32_ld_clr:reg28.DIN[25]
DATAIN[25] => reg32_ld_clr:reg29.DIN[25]
DATAIN[25] => reg32_ld_clr:reg30.DIN[25]
DATAIN[25] => reg32_ld_clr:reg31.DIN[25]
DATAIN[26] => reg32_ld_clr:reg0.DIN[26]
DATAIN[26] => reg32_ld_clr:reg1.DIN[26]
DATAIN[26] => reg32_ld_clr:reg2.DIN[26]
DATAIN[26] => reg32_ld_clr:reg3.DIN[26]
DATAIN[26] => reg32_ld_clr:reg4.DIN[26]
DATAIN[26] => reg32_ld_clr:reg5.DIN[26]
DATAIN[26] => reg32_ld_clr:reg6.DIN[26]
DATAIN[26] => reg32_ld_clr:reg7.DIN[26]
DATAIN[26] => reg32_ld_clr:reg8.DIN[26]
DATAIN[26] => reg32_ld_clr:reg9.DIN[26]
DATAIN[26] => reg32_ld_clr:reg10.DIN[26]
DATAIN[26] => reg32_ld_clr:reg11.DIN[26]
DATAIN[26] => reg32_ld_clr:reg12.DIN[26]
DATAIN[26] => reg32_ld_clr:reg13.DIN[26]
DATAIN[26] => reg32_ld_clr:reg14.DIN[26]
DATAIN[26] => reg32_ld_clr:reg15.DIN[26]
DATAIN[26] => reg32_ld_clr:reg16.DIN[26]
DATAIN[26] => reg32_ld_clr:reg17.DIN[26]
DATAIN[26] => reg32_ld_clr:reg18.DIN[26]
DATAIN[26] => reg32_ld_clr:reg19.DIN[26]
DATAIN[26] => reg32_ld_clr:reg20.DIN[26]
DATAIN[26] => reg32_ld_clr:reg21.DIN[26]
DATAIN[26] => reg32_ld_clr:reg22.DIN[26]
DATAIN[26] => reg32_ld_clr:reg23.DIN[26]
DATAIN[26] => reg32_ld_clr:reg24.DIN[26]
DATAIN[26] => reg32_ld_clr:reg25.DIN[26]
DATAIN[26] => reg32_ld_clr:reg26.DIN[26]
DATAIN[26] => reg32_ld_clr:reg27.DIN[26]
DATAIN[26] => reg32_ld_clr:reg28.DIN[26]
DATAIN[26] => reg32_ld_clr:reg29.DIN[26]
DATAIN[26] => reg32_ld_clr:reg30.DIN[26]
DATAIN[26] => reg32_ld_clr:reg31.DIN[26]
DATAIN[27] => reg32_ld_clr:reg0.DIN[27]
DATAIN[27] => reg32_ld_clr:reg1.DIN[27]
DATAIN[27] => reg32_ld_clr:reg2.DIN[27]
DATAIN[27] => reg32_ld_clr:reg3.DIN[27]
DATAIN[27] => reg32_ld_clr:reg4.DIN[27]
DATAIN[27] => reg32_ld_clr:reg5.DIN[27]
DATAIN[27] => reg32_ld_clr:reg6.DIN[27]
DATAIN[27] => reg32_ld_clr:reg7.DIN[27]
DATAIN[27] => reg32_ld_clr:reg8.DIN[27]
DATAIN[27] => reg32_ld_clr:reg9.DIN[27]
DATAIN[27] => reg32_ld_clr:reg10.DIN[27]
DATAIN[27] => reg32_ld_clr:reg11.DIN[27]
DATAIN[27] => reg32_ld_clr:reg12.DIN[27]
DATAIN[27] => reg32_ld_clr:reg13.DIN[27]
DATAIN[27] => reg32_ld_clr:reg14.DIN[27]
DATAIN[27] => reg32_ld_clr:reg15.DIN[27]
DATAIN[27] => reg32_ld_clr:reg16.DIN[27]
DATAIN[27] => reg32_ld_clr:reg17.DIN[27]
DATAIN[27] => reg32_ld_clr:reg18.DIN[27]
DATAIN[27] => reg32_ld_clr:reg19.DIN[27]
DATAIN[27] => reg32_ld_clr:reg20.DIN[27]
DATAIN[27] => reg32_ld_clr:reg21.DIN[27]
DATAIN[27] => reg32_ld_clr:reg22.DIN[27]
DATAIN[27] => reg32_ld_clr:reg23.DIN[27]
DATAIN[27] => reg32_ld_clr:reg24.DIN[27]
DATAIN[27] => reg32_ld_clr:reg25.DIN[27]
DATAIN[27] => reg32_ld_clr:reg26.DIN[27]
DATAIN[27] => reg32_ld_clr:reg27.DIN[27]
DATAIN[27] => reg32_ld_clr:reg28.DIN[27]
DATAIN[27] => reg32_ld_clr:reg29.DIN[27]
DATAIN[27] => reg32_ld_clr:reg30.DIN[27]
DATAIN[27] => reg32_ld_clr:reg31.DIN[27]
DATAIN[28] => reg32_ld_clr:reg0.DIN[28]
DATAIN[28] => reg32_ld_clr:reg1.DIN[28]
DATAIN[28] => reg32_ld_clr:reg2.DIN[28]
DATAIN[28] => reg32_ld_clr:reg3.DIN[28]
DATAIN[28] => reg32_ld_clr:reg4.DIN[28]
DATAIN[28] => reg32_ld_clr:reg5.DIN[28]
DATAIN[28] => reg32_ld_clr:reg6.DIN[28]
DATAIN[28] => reg32_ld_clr:reg7.DIN[28]
DATAIN[28] => reg32_ld_clr:reg8.DIN[28]
DATAIN[28] => reg32_ld_clr:reg9.DIN[28]
DATAIN[28] => reg32_ld_clr:reg10.DIN[28]
DATAIN[28] => reg32_ld_clr:reg11.DIN[28]
DATAIN[28] => reg32_ld_clr:reg12.DIN[28]
DATAIN[28] => reg32_ld_clr:reg13.DIN[28]
DATAIN[28] => reg32_ld_clr:reg14.DIN[28]
DATAIN[28] => reg32_ld_clr:reg15.DIN[28]
DATAIN[28] => reg32_ld_clr:reg16.DIN[28]
DATAIN[28] => reg32_ld_clr:reg17.DIN[28]
DATAIN[28] => reg32_ld_clr:reg18.DIN[28]
DATAIN[28] => reg32_ld_clr:reg19.DIN[28]
DATAIN[28] => reg32_ld_clr:reg20.DIN[28]
DATAIN[28] => reg32_ld_clr:reg21.DIN[28]
DATAIN[28] => reg32_ld_clr:reg22.DIN[28]
DATAIN[28] => reg32_ld_clr:reg23.DIN[28]
DATAIN[28] => reg32_ld_clr:reg24.DIN[28]
DATAIN[28] => reg32_ld_clr:reg25.DIN[28]
DATAIN[28] => reg32_ld_clr:reg26.DIN[28]
DATAIN[28] => reg32_ld_clr:reg27.DIN[28]
DATAIN[28] => reg32_ld_clr:reg28.DIN[28]
DATAIN[28] => reg32_ld_clr:reg29.DIN[28]
DATAIN[28] => reg32_ld_clr:reg30.DIN[28]
DATAIN[28] => reg32_ld_clr:reg31.DIN[28]
DATAIN[29] => reg32_ld_clr:reg0.DIN[29]
DATAIN[29] => reg32_ld_clr:reg1.DIN[29]
DATAIN[29] => reg32_ld_clr:reg2.DIN[29]
DATAIN[29] => reg32_ld_clr:reg3.DIN[29]
DATAIN[29] => reg32_ld_clr:reg4.DIN[29]
DATAIN[29] => reg32_ld_clr:reg5.DIN[29]
DATAIN[29] => reg32_ld_clr:reg6.DIN[29]
DATAIN[29] => reg32_ld_clr:reg7.DIN[29]
DATAIN[29] => reg32_ld_clr:reg8.DIN[29]
DATAIN[29] => reg32_ld_clr:reg9.DIN[29]
DATAIN[29] => reg32_ld_clr:reg10.DIN[29]
DATAIN[29] => reg32_ld_clr:reg11.DIN[29]
DATAIN[29] => reg32_ld_clr:reg12.DIN[29]
DATAIN[29] => reg32_ld_clr:reg13.DIN[29]
DATAIN[29] => reg32_ld_clr:reg14.DIN[29]
DATAIN[29] => reg32_ld_clr:reg15.DIN[29]
DATAIN[29] => reg32_ld_clr:reg16.DIN[29]
DATAIN[29] => reg32_ld_clr:reg17.DIN[29]
DATAIN[29] => reg32_ld_clr:reg18.DIN[29]
DATAIN[29] => reg32_ld_clr:reg19.DIN[29]
DATAIN[29] => reg32_ld_clr:reg20.DIN[29]
DATAIN[29] => reg32_ld_clr:reg21.DIN[29]
DATAIN[29] => reg32_ld_clr:reg22.DIN[29]
DATAIN[29] => reg32_ld_clr:reg23.DIN[29]
DATAIN[29] => reg32_ld_clr:reg24.DIN[29]
DATAIN[29] => reg32_ld_clr:reg25.DIN[29]
DATAIN[29] => reg32_ld_clr:reg26.DIN[29]
DATAIN[29] => reg32_ld_clr:reg27.DIN[29]
DATAIN[29] => reg32_ld_clr:reg28.DIN[29]
DATAIN[29] => reg32_ld_clr:reg29.DIN[29]
DATAIN[29] => reg32_ld_clr:reg30.DIN[29]
DATAIN[29] => reg32_ld_clr:reg31.DIN[29]
DATAIN[30] => reg32_ld_clr:reg0.DIN[30]
DATAIN[30] => reg32_ld_clr:reg1.DIN[30]
DATAIN[30] => reg32_ld_clr:reg2.DIN[30]
DATAIN[30] => reg32_ld_clr:reg3.DIN[30]
DATAIN[30] => reg32_ld_clr:reg4.DIN[30]
DATAIN[30] => reg32_ld_clr:reg5.DIN[30]
DATAIN[30] => reg32_ld_clr:reg6.DIN[30]
DATAIN[30] => reg32_ld_clr:reg7.DIN[30]
DATAIN[30] => reg32_ld_clr:reg8.DIN[30]
DATAIN[30] => reg32_ld_clr:reg9.DIN[30]
DATAIN[30] => reg32_ld_clr:reg10.DIN[30]
DATAIN[30] => reg32_ld_clr:reg11.DIN[30]
DATAIN[30] => reg32_ld_clr:reg12.DIN[30]
DATAIN[30] => reg32_ld_clr:reg13.DIN[30]
DATAIN[30] => reg32_ld_clr:reg14.DIN[30]
DATAIN[30] => reg32_ld_clr:reg15.DIN[30]
DATAIN[30] => reg32_ld_clr:reg16.DIN[30]
DATAIN[30] => reg32_ld_clr:reg17.DIN[30]
DATAIN[30] => reg32_ld_clr:reg18.DIN[30]
DATAIN[30] => reg32_ld_clr:reg19.DIN[30]
DATAIN[30] => reg32_ld_clr:reg20.DIN[30]
DATAIN[30] => reg32_ld_clr:reg21.DIN[30]
DATAIN[30] => reg32_ld_clr:reg22.DIN[30]
DATAIN[30] => reg32_ld_clr:reg23.DIN[30]
DATAIN[30] => reg32_ld_clr:reg24.DIN[30]
DATAIN[30] => reg32_ld_clr:reg25.DIN[30]
DATAIN[30] => reg32_ld_clr:reg26.DIN[30]
DATAIN[30] => reg32_ld_clr:reg27.DIN[30]
DATAIN[30] => reg32_ld_clr:reg28.DIN[30]
DATAIN[30] => reg32_ld_clr:reg29.DIN[30]
DATAIN[30] => reg32_ld_clr:reg30.DIN[30]
DATAIN[30] => reg32_ld_clr:reg31.DIN[30]
DATAIN[31] => reg32_ld_clr:reg0.DIN[31]
DATAIN[31] => reg32_ld_clr:reg1.DIN[31]
DATAIN[31] => reg32_ld_clr:reg2.DIN[31]
DATAIN[31] => reg32_ld_clr:reg3.DIN[31]
DATAIN[31] => reg32_ld_clr:reg4.DIN[31]
DATAIN[31] => reg32_ld_clr:reg5.DIN[31]
DATAIN[31] => reg32_ld_clr:reg6.DIN[31]
DATAIN[31] => reg32_ld_clr:reg7.DIN[31]
DATAIN[31] => reg32_ld_clr:reg8.DIN[31]
DATAIN[31] => reg32_ld_clr:reg9.DIN[31]
DATAIN[31] => reg32_ld_clr:reg10.DIN[31]
DATAIN[31] => reg32_ld_clr:reg11.DIN[31]
DATAIN[31] => reg32_ld_clr:reg12.DIN[31]
DATAIN[31] => reg32_ld_clr:reg13.DIN[31]
DATAIN[31] => reg32_ld_clr:reg14.DIN[31]
DATAIN[31] => reg32_ld_clr:reg15.DIN[31]
DATAIN[31] => reg32_ld_clr:reg16.DIN[31]
DATAIN[31] => reg32_ld_clr:reg17.DIN[31]
DATAIN[31] => reg32_ld_clr:reg18.DIN[31]
DATAIN[31] => reg32_ld_clr:reg19.DIN[31]
DATAIN[31] => reg32_ld_clr:reg20.DIN[31]
DATAIN[31] => reg32_ld_clr:reg21.DIN[31]
DATAIN[31] => reg32_ld_clr:reg22.DIN[31]
DATAIN[31] => reg32_ld_clr:reg23.DIN[31]
DATAIN[31] => reg32_ld_clr:reg24.DIN[31]
DATAIN[31] => reg32_ld_clr:reg25.DIN[31]
DATAIN[31] => reg32_ld_clr:reg26.DIN[31]
DATAIN[31] => reg32_ld_clr:reg27.DIN[31]
DATAIN[31] => reg32_ld_clr:reg28.DIN[31]
DATAIN[31] => reg32_ld_clr:reg29.DIN[31]
DATAIN[31] => reg32_ld_clr:reg30.DIN[31]
DATAIN[31] => reg32_ld_clr:reg31.DIN[31]
LD => dc3_8:inst59.E
ADDRIN[0] => dc2_4:inst4.A[0]
ADDRIN[0] => dc2_4:inst10.A[0]
ADDRIN[0] => dc2_4:inst16.A[0]
ADDRIN[0] => dc2_4:inst22.A[0]
ADDRIN[0] => dc2_4:inst28.A[0]
ADDRIN[0] => dc2_4:inst34.A[0]
ADDRIN[0] => dc2_4:inst40.A[0]
ADDRIN[0] => dc2_4:inst46.A[0]
ADDRIN[1] => dc2_4:inst4.A[1]
ADDRIN[1] => dc2_4:inst10.A[1]
ADDRIN[1] => dc2_4:inst16.A[1]
ADDRIN[1] => dc2_4:inst22.A[1]
ADDRIN[1] => dc2_4:inst28.A[1]
ADDRIN[1] => dc2_4:inst34.A[1]
ADDRIN[1] => dc2_4:inst40.A[1]
ADDRIN[1] => dc2_4:inst46.A[1]
ADDRIN[2] => dc3_8:inst59.A[0]
ADDRIN[3] => dc3_8:inst59.A[1]
ADDRIN[4] => dc3_8:inst59.A[2]
ADDROUT1[0] => mx4_32b:inst5.S[0]
ADDROUT1[0] => mx4_32b:inst11.S[0]
ADDROUT1[0] => mx4_32b:inst17.S[0]
ADDROUT1[0] => mx4_32b:inst23.S[0]
ADDROUT1[0] => mx4_32b:inst29.S[0]
ADDROUT1[0] => mx4_32b:inst35.S[0]
ADDROUT1[0] => mx4_32b:inst41.S[0]
ADDROUT1[0] => mx4_32b:inst47.S[0]
ADDROUT1[1] => mx4_32b:inst5.S[1]
ADDROUT1[1] => mx4_32b:inst11.S[1]
ADDROUT1[1] => mx4_32b:inst17.S[1]
ADDROUT1[1] => mx4_32b:inst23.S[1]
ADDROUT1[1] => mx4_32b:inst29.S[1]
ADDROUT1[1] => mx4_32b:inst35.S[1]
ADDROUT1[1] => mx4_32b:inst41.S[1]
ADDROUT1[1] => mx4_32b:inst47.S[1]
ADDROUT1[2] => mx8_32b:inst60.S[0]
ADDROUT1[3] => mx8_32b:inst60.S[1]
ADDROUT1[4] => mx8_32b:inst60.S[2]
DATAOUT2[0] <= mx8_32b:inst61.O[0]
DATAOUT2[1] <= mx8_32b:inst61.O[1]
DATAOUT2[2] <= mx8_32b:inst61.O[2]
DATAOUT2[3] <= mx8_32b:inst61.O[3]
DATAOUT2[4] <= mx8_32b:inst61.O[4]
DATAOUT2[5] <= mx8_32b:inst61.O[5]
DATAOUT2[6] <= mx8_32b:inst61.O[6]
DATAOUT2[7] <= mx8_32b:inst61.O[7]
DATAOUT2[8] <= mx8_32b:inst61.O[8]
DATAOUT2[9] <= mx8_32b:inst61.O[9]
DATAOUT2[10] <= mx8_32b:inst61.O[10]
DATAOUT2[11] <= mx8_32b:inst61.O[11]
DATAOUT2[12] <= mx8_32b:inst61.O[12]
DATAOUT2[13] <= mx8_32b:inst61.O[13]
DATAOUT2[14] <= mx8_32b:inst61.O[14]
DATAOUT2[15] <= mx8_32b:inst61.O[15]
DATAOUT2[16] <= mx8_32b:inst61.O[16]
DATAOUT2[17] <= mx8_32b:inst61.O[17]
DATAOUT2[18] <= mx8_32b:inst61.O[18]
DATAOUT2[19] <= mx8_32b:inst61.O[19]
DATAOUT2[20] <= mx8_32b:inst61.O[20]
DATAOUT2[21] <= mx8_32b:inst61.O[21]
DATAOUT2[22] <= mx8_32b:inst61.O[22]
DATAOUT2[23] <= mx8_32b:inst61.O[23]
DATAOUT2[24] <= mx8_32b:inst61.O[24]
DATAOUT2[25] <= mx8_32b:inst61.O[25]
DATAOUT2[26] <= mx8_32b:inst61.O[26]
DATAOUT2[27] <= mx8_32b:inst61.O[27]
DATAOUT2[28] <= mx8_32b:inst61.O[28]
DATAOUT2[29] <= mx8_32b:inst61.O[29]
DATAOUT2[30] <= mx8_32b:inst61.O[30]
DATAOUT2[31] <= mx8_32b:inst61.O[31]
ADDROUT2[0] => mx4_32b:inst48.S[0]
ADDROUT2[0] => mx4_32b:inst50.S[0]
ADDROUT2[0] => mx4_32b:inst51.S[0]
ADDROUT2[0] => mx4_32b:inst52.S[0]
ADDROUT2[0] => mx4_32b:inst54.S[0]
ADDROUT2[0] => mx4_32b:inst55.S[0]
ADDROUT2[0] => mx4_32b:inst56.S[0]
ADDROUT2[0] => mx4_32b:inst57.S[0]
ADDROUT2[1] => mx4_32b:inst48.S[1]
ADDROUT2[1] => mx4_32b:inst50.S[1]
ADDROUT2[1] => mx4_32b:inst51.S[1]
ADDROUT2[1] => mx4_32b:inst52.S[1]
ADDROUT2[1] => mx4_32b:inst54.S[1]
ADDROUT2[1] => mx4_32b:inst55.S[1]
ADDROUT2[1] => mx4_32b:inst56.S[1]
ADDROUT2[1] => mx4_32b:inst57.S[1]
ADDROUT2[2] => mx8_32b:inst61.S[0]
ADDROUT2[3] => mx8_32b:inst61.S[1]
ADDROUT2[4] => mx8_32b:inst61.S[2]


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst60
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I6[0] => inst8[0].DATAIN
I6[1] => inst8[1].DATAIN
I6[2] => inst8[2].DATAIN
I6[3] => inst8[3].DATAIN
I6[4] => inst8[4].DATAIN
I6[5] => inst8[5].DATAIN
I6[6] => inst8[6].DATAIN
I6[7] => inst8[7].DATAIN
I6[8] => inst8[8].DATAIN
I6[9] => inst8[9].DATAIN
I6[10] => inst8[10].DATAIN
I6[11] => inst8[11].DATAIN
I6[12] => inst8[12].DATAIN
I6[13] => inst8[13].DATAIN
I6[14] => inst8[14].DATAIN
I6[15] => inst8[15].DATAIN
I6[16] => inst8[16].DATAIN
I6[17] => inst8[17].DATAIN
I6[18] => inst8[18].DATAIN
I6[19] => inst8[19].DATAIN
I6[20] => inst8[20].DATAIN
I6[21] => inst8[21].DATAIN
I6[22] => inst8[22].DATAIN
I6[23] => inst8[23].DATAIN
I6[24] => inst8[24].DATAIN
I6[25] => inst8[25].DATAIN
I6[26] => inst8[26].DATAIN
I6[27] => inst8[27].DATAIN
I6[28] => inst8[28].DATAIN
I6[29] => inst8[29].DATAIN
I6[30] => inst8[30].DATAIN
I6[31] => inst8[31].DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5[0] => inst7[0].DATAIN
I5[1] => inst7[1].DATAIN
I5[2] => inst7[2].DATAIN
I5[3] => inst7[3].DATAIN
I5[4] => inst7[4].DATAIN
I5[5] => inst7[5].DATAIN
I5[6] => inst7[6].DATAIN
I5[7] => inst7[7].DATAIN
I5[8] => inst7[8].DATAIN
I5[9] => inst7[9].DATAIN
I5[10] => inst7[10].DATAIN
I5[11] => inst7[11].DATAIN
I5[12] => inst7[12].DATAIN
I5[13] => inst7[13].DATAIN
I5[14] => inst7[14].DATAIN
I5[15] => inst7[15].DATAIN
I5[16] => inst7[16].DATAIN
I5[17] => inst7[17].DATAIN
I5[18] => inst7[18].DATAIN
I5[19] => inst7[19].DATAIN
I5[20] => inst7[20].DATAIN
I5[21] => inst7[21].DATAIN
I5[22] => inst7[22].DATAIN
I5[23] => inst7[23].DATAIN
I5[24] => inst7[24].DATAIN
I5[25] => inst7[25].DATAIN
I5[26] => inst7[26].DATAIN
I5[27] => inst7[27].DATAIN
I5[28] => inst7[28].DATAIN
I5[29] => inst7[29].DATAIN
I5[30] => inst7[30].DATAIN
I5[31] => inst7[31].DATAIN
I4[0] => inst6[0].DATAIN
I4[1] => inst6[1].DATAIN
I4[2] => inst6[2].DATAIN
I4[3] => inst6[3].DATAIN
I4[4] => inst6[4].DATAIN
I4[5] => inst6[5].DATAIN
I4[6] => inst6[6].DATAIN
I4[7] => inst6[7].DATAIN
I4[8] => inst6[8].DATAIN
I4[9] => inst6[9].DATAIN
I4[10] => inst6[10].DATAIN
I4[11] => inst6[11].DATAIN
I4[12] => inst6[12].DATAIN
I4[13] => inst6[13].DATAIN
I4[14] => inst6[14].DATAIN
I4[15] => inst6[15].DATAIN
I4[16] => inst6[16].DATAIN
I4[17] => inst6[17].DATAIN
I4[18] => inst6[18].DATAIN
I4[19] => inst6[19].DATAIN
I4[20] => inst6[20].DATAIN
I4[21] => inst6[21].DATAIN
I4[22] => inst6[22].DATAIN
I4[23] => inst6[23].DATAIN
I4[24] => inst6[24].DATAIN
I4[25] => inst6[25].DATAIN
I4[26] => inst6[26].DATAIN
I4[27] => inst6[27].DATAIN
I4[28] => inst6[28].DATAIN
I4[29] => inst6[29].DATAIN
I4[30] => inst6[30].DATAIN
I4[31] => inst6[31].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN
I7[0] => inst9[0].DATAIN
I7[1] => inst9[1].DATAIN
I7[2] => inst9[2].DATAIN
I7[3] => inst9[3].DATAIN
I7[4] => inst9[4].DATAIN
I7[5] => inst9[5].DATAIN
I7[6] => inst9[6].DATAIN
I7[7] => inst9[7].DATAIN
I7[8] => inst9[8].DATAIN
I7[9] => inst9[9].DATAIN
I7[10] => inst9[10].DATAIN
I7[11] => inst9[11].DATAIN
I7[12] => inst9[12].DATAIN
I7[13] => inst9[13].DATAIN
I7[14] => inst9[14].DATAIN
I7[15] => inst9[15].DATAIN
I7[16] => inst9[16].DATAIN
I7[17] => inst9[17].DATAIN
I7[18] => inst9[18].DATAIN
I7[19] => inst9[19].DATAIN
I7[20] => inst9[20].DATAIN
I7[21] => inst9[21].DATAIN
I7[22] => inst9[22].DATAIN
I7[23] => inst9[23].DATAIN
I7[24] => inst9[24].DATAIN
I7[25] => inst9[25].DATAIN
I7[26] => inst9[26].DATAIN
I7[27] => inst9[27].DATAIN
I7[28] => inst9[28].DATAIN
I7[29] => inst9[29].DATAIN
I7[30] => inst9[30].DATAIN
I7[31] => inst9[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst60|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst60|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst60|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst5
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst5|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg0|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg1|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst4
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|dc3_8:inst59
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|regfile:inst3|dc3_8:inst59|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|dc3_8:inst59|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg2|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg3|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst11
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst11|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg4|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst10
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg5|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg6|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst17
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst17|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg8|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst16
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg9|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg10|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg11|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst23
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst23|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg12|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst22
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg13|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg14|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg15|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst29
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst29|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg16|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst28
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg17|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg18|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg19|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst35
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst35|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg20|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst34
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg21|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg22|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg23|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst41
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst41|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg24|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst40
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg25|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg26|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg27|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst47
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst47|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg28|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|dc2_4:inst46
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg29|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg30|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|reg32_ld_clr:reg31|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst61
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I6[0] => inst8[0].DATAIN
I6[1] => inst8[1].DATAIN
I6[2] => inst8[2].DATAIN
I6[3] => inst8[3].DATAIN
I6[4] => inst8[4].DATAIN
I6[5] => inst8[5].DATAIN
I6[6] => inst8[6].DATAIN
I6[7] => inst8[7].DATAIN
I6[8] => inst8[8].DATAIN
I6[9] => inst8[9].DATAIN
I6[10] => inst8[10].DATAIN
I6[11] => inst8[11].DATAIN
I6[12] => inst8[12].DATAIN
I6[13] => inst8[13].DATAIN
I6[14] => inst8[14].DATAIN
I6[15] => inst8[15].DATAIN
I6[16] => inst8[16].DATAIN
I6[17] => inst8[17].DATAIN
I6[18] => inst8[18].DATAIN
I6[19] => inst8[19].DATAIN
I6[20] => inst8[20].DATAIN
I6[21] => inst8[21].DATAIN
I6[22] => inst8[22].DATAIN
I6[23] => inst8[23].DATAIN
I6[24] => inst8[24].DATAIN
I6[25] => inst8[25].DATAIN
I6[26] => inst8[26].DATAIN
I6[27] => inst8[27].DATAIN
I6[28] => inst8[28].DATAIN
I6[29] => inst8[29].DATAIN
I6[30] => inst8[30].DATAIN
I6[31] => inst8[31].DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5[0] => inst7[0].DATAIN
I5[1] => inst7[1].DATAIN
I5[2] => inst7[2].DATAIN
I5[3] => inst7[3].DATAIN
I5[4] => inst7[4].DATAIN
I5[5] => inst7[5].DATAIN
I5[6] => inst7[6].DATAIN
I5[7] => inst7[7].DATAIN
I5[8] => inst7[8].DATAIN
I5[9] => inst7[9].DATAIN
I5[10] => inst7[10].DATAIN
I5[11] => inst7[11].DATAIN
I5[12] => inst7[12].DATAIN
I5[13] => inst7[13].DATAIN
I5[14] => inst7[14].DATAIN
I5[15] => inst7[15].DATAIN
I5[16] => inst7[16].DATAIN
I5[17] => inst7[17].DATAIN
I5[18] => inst7[18].DATAIN
I5[19] => inst7[19].DATAIN
I5[20] => inst7[20].DATAIN
I5[21] => inst7[21].DATAIN
I5[22] => inst7[22].DATAIN
I5[23] => inst7[23].DATAIN
I5[24] => inst7[24].DATAIN
I5[25] => inst7[25].DATAIN
I5[26] => inst7[26].DATAIN
I5[27] => inst7[27].DATAIN
I5[28] => inst7[28].DATAIN
I5[29] => inst7[29].DATAIN
I5[30] => inst7[30].DATAIN
I5[31] => inst7[31].DATAIN
I4[0] => inst6[0].DATAIN
I4[1] => inst6[1].DATAIN
I4[2] => inst6[2].DATAIN
I4[3] => inst6[3].DATAIN
I4[4] => inst6[4].DATAIN
I4[5] => inst6[5].DATAIN
I4[6] => inst6[6].DATAIN
I4[7] => inst6[7].DATAIN
I4[8] => inst6[8].DATAIN
I4[9] => inst6[9].DATAIN
I4[10] => inst6[10].DATAIN
I4[11] => inst6[11].DATAIN
I4[12] => inst6[12].DATAIN
I4[13] => inst6[13].DATAIN
I4[14] => inst6[14].DATAIN
I4[15] => inst6[15].DATAIN
I4[16] => inst6[16].DATAIN
I4[17] => inst6[17].DATAIN
I4[18] => inst6[18].DATAIN
I4[19] => inst6[19].DATAIN
I4[20] => inst6[20].DATAIN
I4[21] => inst6[21].DATAIN
I4[22] => inst6[22].DATAIN
I4[23] => inst6[23].DATAIN
I4[24] => inst6[24].DATAIN
I4[25] => inst6[25].DATAIN
I4[26] => inst6[26].DATAIN
I4[27] => inst6[27].DATAIN
I4[28] => inst6[28].DATAIN
I4[29] => inst6[29].DATAIN
I4[30] => inst6[30].DATAIN
I4[31] => inst6[31].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN
I7[0] => inst9[0].DATAIN
I7[1] => inst9[1].DATAIN
I7[2] => inst9[2].DATAIN
I7[3] => inst9[3].DATAIN
I7[4] => inst9[4].DATAIN
I7[5] => inst9[5].DATAIN
I7[6] => inst9[6].DATAIN
I7[7] => inst9[7].DATAIN
I7[8] => inst9[8].DATAIN
I7[9] => inst9[9].DATAIN
I7[10] => inst9[10].DATAIN
I7[11] => inst9[11].DATAIN
I7[12] => inst9[12].DATAIN
I7[13] => inst9[13].DATAIN
I7[14] => inst9[14].DATAIN
I7[15] => inst9[15].DATAIN
I7[16] => inst9[16].DATAIN
I7[17] => inst9[17].DATAIN
I7[18] => inst9[18].DATAIN
I7[19] => inst9[19].DATAIN
I7[20] => inst9[20].DATAIN
I7[21] => inst9[21].DATAIN
I7[22] => inst9[22].DATAIN
I7[23] => inst9[23].DATAIN
I7[24] => inst9[24].DATAIN
I7[25] => inst9[25].DATAIN
I7[26] => inst9[26].DATAIN
I7[27] => inst9[27].DATAIN
I7[28] => inst9[28].DATAIN
I7[29] => inst9[29].DATAIN
I7[30] => inst9[30].DATAIN
I7[31] => inst9[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst61|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst61|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx8_32b:inst61|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst48
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst48|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst50
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst50|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst51
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst51|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst52
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst52|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst54
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst54|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst55
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst55|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst56
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst56|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst57
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|regfile:inst3|mx4_32b:inst57|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|instrreg:inst8
LD_IR <= LD.DB_MAX_OUTPUT_PORT_TYPE
LD => LD_IR.DATAIN
LD => reg32_ld_clr:inst.LD
func3[0] <= reg32_ld_clr:inst.DOUT[12]
func3[1] <= reg32_ld_clr:inst.DOUT[13]
func3[2] <= reg32_ld_clr:inst.DOUT[14]
IR[0] <= reg32_ld_clr:inst.DOUT[0]
IR[1] <= reg32_ld_clr:inst.DOUT[1]
IR[2] <= reg32_ld_clr:inst.DOUT[2]
IR[3] <= reg32_ld_clr:inst.DOUT[3]
IR[4] <= reg32_ld_clr:inst.DOUT[4]
IR[5] <= reg32_ld_clr:inst.DOUT[5]
IR[6] <= reg32_ld_clr:inst.DOUT[6]
IR[7] <= reg32_ld_clr:inst.DOUT[7]
IR[8] <= reg32_ld_clr:inst.DOUT[8]
IR[9] <= reg32_ld_clr:inst.DOUT[9]
IR[10] <= reg32_ld_clr:inst.DOUT[10]
IR[11] <= reg32_ld_clr:inst.DOUT[11]
IR[12] <= reg32_ld_clr:inst.DOUT[12]
IR[13] <= reg32_ld_clr:inst.DOUT[13]
IR[14] <= reg32_ld_clr:inst.DOUT[14]
IR[15] <= reg32_ld_clr:inst.DOUT[15]
IR[16] <= reg32_ld_clr:inst.DOUT[16]
IR[17] <= reg32_ld_clr:inst.DOUT[17]
IR[18] <= reg32_ld_clr:inst.DOUT[18]
IR[19] <= reg32_ld_clr:inst.DOUT[19]
IR[20] <= reg32_ld_clr:inst.DOUT[20]
IR[21] <= reg32_ld_clr:inst.DOUT[21]
IR[22] <= reg32_ld_clr:inst.DOUT[22]
IR[23] <= reg32_ld_clr:inst.DOUT[23]
IR[24] <= reg32_ld_clr:inst.DOUT[24]
IR[25] <= reg32_ld_clr:inst.DOUT[25]
IR[26] <= reg32_ld_clr:inst.DOUT[26]
IR[27] <= reg32_ld_clr:inst.DOUT[27]
IR[28] <= reg32_ld_clr:inst.DOUT[28]
IR[29] <= reg32_ld_clr:inst.DOUT[29]
IR[30] <= reg32_ld_clr:inst.DOUT[30]
IR[31] <= reg32_ld_clr:inst.DOUT[31]
CLK => reg32_ld_clr:inst.CLK
DIN[0] => reg32_ld_clr:inst.DIN[0]
DIN[1] => reg32_ld_clr:inst.DIN[1]
DIN[2] => reg32_ld_clr:inst.DIN[2]
DIN[3] => reg32_ld_clr:inst.DIN[3]
DIN[4] => reg32_ld_clr:inst.DIN[4]
DIN[5] => reg32_ld_clr:inst.DIN[5]
DIN[6] => reg32_ld_clr:inst.DIN[6]
DIN[7] => reg32_ld_clr:inst.DIN[7]
DIN[8] => reg32_ld_clr:inst.DIN[8]
DIN[9] => reg32_ld_clr:inst.DIN[9]
DIN[10] => reg32_ld_clr:inst.DIN[10]
DIN[11] => reg32_ld_clr:inst.DIN[11]
DIN[12] => reg32_ld_clr:inst.DIN[12]
DIN[13] => reg32_ld_clr:inst.DIN[13]
DIN[14] => reg32_ld_clr:inst.DIN[14]
DIN[15] => reg32_ld_clr:inst.DIN[15]
DIN[16] => reg32_ld_clr:inst.DIN[16]
DIN[17] => reg32_ld_clr:inst.DIN[17]
DIN[18] => reg32_ld_clr:inst.DIN[18]
DIN[19] => reg32_ld_clr:inst.DIN[19]
DIN[20] => reg32_ld_clr:inst.DIN[20]
DIN[21] => reg32_ld_clr:inst.DIN[21]
DIN[22] => reg32_ld_clr:inst.DIN[22]
DIN[23] => reg32_ld_clr:inst.DIN[23]
DIN[24] => reg32_ld_clr:inst.DIN[24]
DIN[25] => reg32_ld_clr:inst.DIN[25]
DIN[26] => reg32_ld_clr:inst.DIN[26]
DIN[27] => reg32_ld_clr:inst.DIN[27]
DIN[28] => reg32_ld_clr:inst.DIN[28]
DIN[29] => reg32_ld_clr:inst.DIN[29]
DIN[30] => reg32_ld_clr:inst.DIN[30]
DIN[31] => reg32_ld_clr:inst.DIN[31]
func7[0] <= reg32_ld_clr:inst.DOUT[25]
func7[1] <= reg32_ld_clr:inst.DOUT[26]
func7[2] <= reg32_ld_clr:inst.DOUT[27]
func7[3] <= reg32_ld_clr:inst.DOUT[28]
func7[4] <= reg32_ld_clr:inst.DOUT[29]
func7[5] <= reg32_ld_clr:inst.DOUT[30]
func7[6] <= reg32_ld_clr:inst.DOUT[31]
imm[0] <= reg32_ld_clr:inst.DOUT[20]
imm[1] <= reg32_ld_clr:inst.DOUT[21]
imm[2] <= reg32_ld_clr:inst.DOUT[22]
imm[3] <= reg32_ld_clr:inst.DOUT[23]
imm[4] <= reg32_ld_clr:inst.DOUT[24]
imm[5] <= reg32_ld_clr:inst.DOUT[25]
imm[6] <= reg32_ld_clr:inst.DOUT[26]
imm[7] <= reg32_ld_clr:inst.DOUT[27]
imm[8] <= reg32_ld_clr:inst.DOUT[28]
imm[9] <= reg32_ld_clr:inst.DOUT[29]
imm[10] <= reg32_ld_clr:inst.DOUT[30]
imm[11] <= reg32_ld_clr:inst.DOUT[31]
opcode[0] <= reg32_ld_clr:inst.DOUT[0]
opcode[1] <= reg32_ld_clr:inst.DOUT[1]
opcode[2] <= reg32_ld_clr:inst.DOUT[2]
opcode[3] <= reg32_ld_clr:inst.DOUT[3]
opcode[4] <= reg32_ld_clr:inst.DOUT[4]
opcode[5] <= reg32_ld_clr:inst.DOUT[5]
opcode[6] <= reg32_ld_clr:inst.DOUT[6]
st_offs[0] <= reg32_ld_clr:inst.DOUT[7]
st_offs[1] <= reg32_ld_clr:inst.DOUT[8]
st_offs[2] <= reg32_ld_clr:inst.DOUT[9]
st_offs[3] <= reg32_ld_clr:inst.DOUT[10]
st_offs[4] <= reg32_ld_clr:inst.DOUT[11]
st_offs[5] <= reg32_ld_clr:inst.DOUT[25]
st_offs[6] <= reg32_ld_clr:inst.DOUT[26]
st_offs[7] <= reg32_ld_clr:inst.DOUT[27]
st_offs[8] <= reg32_ld_clr:inst.DOUT[28]
st_offs[9] <= reg32_ld_clr:inst.DOUT[29]
st_offs[10] <= reg32_ld_clr:inst.DOUT[30]
st_offs[11] <= reg32_ld_clr:inst.DOUT[31]
upper[0] <= reg32_ld_clr:inst.DOUT[12]
upper[1] <= reg32_ld_clr:inst.DOUT[13]
upper[2] <= reg32_ld_clr:inst.DOUT[14]
upper[3] <= reg32_ld_clr:inst.DOUT[15]
upper[4] <= reg32_ld_clr:inst.DOUT[16]
upper[5] <= reg32_ld_clr:inst.DOUT[17]
upper[6] <= reg32_ld_clr:inst.DOUT[18]
upper[7] <= reg32_ld_clr:inst.DOUT[19]
upper[8] <= reg32_ld_clr:inst.DOUT[20]
upper[9] <= reg32_ld_clr:inst.DOUT[21]
upper[10] <= reg32_ld_clr:inst.DOUT[22]
upper[11] <= reg32_ld_clr:inst.DOUT[23]
upper[12] <= reg32_ld_clr:inst.DOUT[24]
upper[13] <= reg32_ld_clr:inst.DOUT[25]
upper[14] <= reg32_ld_clr:inst.DOUT[26]
upper[15] <= reg32_ld_clr:inst.DOUT[27]
upper[16] <= reg32_ld_clr:inst.DOUT[28]
upper[17] <= reg32_ld_clr:inst.DOUT[29]
upper[18] <= reg32_ld_clr:inst.DOUT[30]
upper[19] <= reg32_ld_clr:inst.DOUT[31]
xD[0] <= reg32_ld_clr:inst.DOUT[7]
xD[1] <= reg32_ld_clr:inst.DOUT[8]
xD[2] <= reg32_ld_clr:inst.DOUT[9]
xD[3] <= reg32_ld_clr:inst.DOUT[10]
xD[4] <= reg32_ld_clr:inst.DOUT[11]
xL[0] <= reg32_ld_clr:inst.DOUT[15]
xL[1] <= reg32_ld_clr:inst.DOUT[16]
xL[2] <= reg32_ld_clr:inst.DOUT[17]
xL[3] <= reg32_ld_clr:inst.DOUT[18]
xL[4] <= reg32_ld_clr:inst.DOUT[19]
xR[0] <= reg32_ld_clr:inst.DOUT[20]
xR[1] <= reg32_ld_clr:inst.DOUT[21]
xR[2] <= reg32_ld_clr:inst.DOUT[22]
xR[3] <= reg32_ld_clr:inst.DOUT[23]
xR[4] <= reg32_ld_clr:inst.DOUT[24]


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|instrreg:inst8|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|mx2_32b:inst4
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I0[0] => inst[0].DATAIN
I0[1] => inst[1].DATAIN
I0[2] => inst[2].DATAIN
I0[3] => inst[3].DATAIN
I0[4] => inst[4].DATAIN
I0[5] => inst[5].DATAIN
I0[6] => inst[6].DATAIN
I0[7] => inst[7].DATAIN
I0[8] => inst[8].DATAIN
I0[9] => inst[9].DATAIN
I0[10] => inst[10].DATAIN
I0[11] => inst[11].DATAIN
I0[12] => inst[12].DATAIN
I0[13] => inst[13].DATAIN
I0[14] => inst[14].DATAIN
I0[15] => inst[15].DATAIN
I0[16] => inst[16].DATAIN
I0[17] => inst[17].DATAIN
I0[18] => inst[18].DATAIN
I0[19] => inst[19].DATAIN
I0[20] => inst[20].DATAIN
I0[21] => inst[21].DATAIN
I0[22] => inst[22].DATAIN
I0[23] => inst[23].DATAIN
I0[24] => inst[24].DATAIN
I0[25] => inst[25].DATAIN
I0[26] => inst[26].DATAIN
I0[27] => inst[27].DATAIN
I0[28] => inst[28].DATAIN
I0[29] => inst[29].DATAIN
I0[30] => inst[30].DATAIN
I0[31] => inst[31].DATAIN
S => inst3.IN0
S => inst1[31].OE
S => inst1[30].OE
S => inst1[29].OE
S => inst1[28].OE
S => inst1[27].OE
S => inst1[26].OE
S => inst1[25].OE
S => inst1[24].OE
S => inst1[23].OE
S => inst1[22].OE
S => inst1[21].OE
S => inst1[20].OE
S => inst1[19].OE
S => inst1[18].OE
S => inst1[17].OE
S => inst1[16].OE
S => inst1[15].OE
S => inst1[14].OE
S => inst1[13].OE
S => inst1[12].OE
S => inst1[11].OE
S => inst1[10].OE
S => inst1[9].OE
S => inst1[8].OE
S => inst1[7].OE
S => inst1[6].OE
S => inst1[5].OE
S => inst1[4].OE
S => inst1[3].OE
S => inst1[2].OE
S => inst1[1].OE
S => inst1[0].OE
I1[0] => inst1[0].DATAIN
I1[1] => inst1[1].DATAIN
I1[2] => inst1[2].DATAIN
I1[3] => inst1[3].DATAIN
I1[4] => inst1[4].DATAIN
I1[5] => inst1[5].DATAIN
I1[6] => inst1[6].DATAIN
I1[7] => inst1[7].DATAIN
I1[8] => inst1[8].DATAIN
I1[9] => inst1[9].DATAIN
I1[10] => inst1[10].DATAIN
I1[11] => inst1[11].DATAIN
I1[12] => inst1[12].DATAIN
I1[13] => inst1[13].DATAIN
I1[14] => inst1[14].DATAIN
I1[15] => inst1[15].DATAIN
I1[16] => inst1[16].DATAIN
I1[17] => inst1[17].DATAIN
I1[18] => inst1[18].DATAIN
I1[19] => inst1[19].DATAIN
I1[20] => inst1[20].DATAIN
I1[21] => inst1[21].DATAIN
I1[22] => inst1[22].DATAIN
I1[23] => inst1[23].DATAIN
I1[24] => inst1[24].DATAIN
I1[25] => inst1[25].DATAIN
I1[26] => inst1[26].DATAIN
I1[27] => inst1[27].DATAIN
I1[28] => inst1[28].DATAIN
I1[29] => inst1[29].DATAIN
I1[30] => inst1[30].DATAIN
I1[31] => inst1[31].DATAIN


|ARP|rv32i_debug:inst3|signext12_32:inst20
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[31].DATAIN
IN[11] => OUT[30].DATAIN
IN[11] => OUT[29].DATAIN
IN[11] => OUT[28].DATAIN
IN[11] => OUT[27].DATAIN
IN[11] => OUT[26].DATAIN
IN[11] => OUT[25].DATAIN
IN[11] => OUT[24].DATAIN
IN[11] => OUT[23].DATAIN
IN[11] => OUT[22].DATAIN
IN[11] => OUT[21].DATAIN
IN[11] => OUT[20].DATAIN
IN[11] => OUT[19].DATAIN
IN[11] => OUT[18].DATAIN
IN[11] => OUT[17].DATAIN
IN[11] => OUT[16].DATAIN
IN[11] => OUT[15].DATAIN
IN[11] => OUT[14].DATAIN
IN[11] => OUT[13].DATAIN
IN[11] => OUT[12].DATAIN
IN[11] => OUT[11].DATAIN


|ARP|rv32i_debug:inst3|pc:inst6
PC[0] <= reg32_ld_clr:inst.DOUT[0]
PC[1] <= reg32_ld_clr:inst.DOUT[1]
PC[2] <= reg32_ld_clr:inst.DOUT[2]
PC[3] <= reg32_ld_clr:inst.DOUT[3]
PC[4] <= reg32_ld_clr:inst.DOUT[4]
PC[5] <= reg32_ld_clr:inst.DOUT[5]
PC[6] <= reg32_ld_clr:inst.DOUT[6]
PC[7] <= reg32_ld_clr:inst.DOUT[7]
PC[8] <= reg32_ld_clr:inst.DOUT[8]
PC[9] <= reg32_ld_clr:inst.DOUT[9]
PC[10] <= reg32_ld_clr:inst.DOUT[10]
PC[11] <= reg32_ld_clr:inst.DOUT[11]
PC[12] <= reg32_ld_clr:inst.DOUT[12]
PC[13] <= reg32_ld_clr:inst.DOUT[13]
PC[14] <= reg32_ld_clr:inst.DOUT[14]
PC[15] <= reg32_ld_clr:inst.DOUT[15]
PC[16] <= reg32_ld_clr:inst.DOUT[16]
PC[17] <= reg32_ld_clr:inst.DOUT[17]
PC[18] <= reg32_ld_clr:inst.DOUT[18]
PC[19] <= reg32_ld_clr:inst.DOUT[19]
PC[20] <= reg32_ld_clr:inst.DOUT[20]
PC[21] <= reg32_ld_clr:inst.DOUT[21]
PC[22] <= reg32_ld_clr:inst.DOUT[22]
PC[23] <= reg32_ld_clr:inst.DOUT[23]
PC[24] <= reg32_ld_clr:inst.DOUT[24]
PC[25] <= reg32_ld_clr:inst.DOUT[25]
PC[26] <= reg32_ld_clr:inst.DOUT[26]
PC[27] <= reg32_ld_clr:inst.DOUT[27]
PC[28] <= reg32_ld_clr:inst.DOUT[28]
PC[29] <= reg32_ld_clr:inst.DOUT[29]
PC[30] <= reg32_ld_clr:inst.DOUT[30]
PC[31] <= reg32_ld_clr:inst.DOUT[31]
LD => reg32_ld_clr:inst.LD
CLK => reg32_ld_clr:inst.CLK
rst => reg32_ld_clr:inst.CLR
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => signext13_32:inst14.IN[11]
IR[8] => signext13_32:inst14.IN[1]
IR[9] => signext13_32:inst14.IN[2]
IR[10] => signext13_32:inst14.IN[3]
IR[11] => signext13_32:inst14.IN[4]
IR[12] => signext21_32:inst12.IN[12]
IR[13] => signext21_32:inst12.IN[13]
IR[14] => signext21_32:inst12.IN[14]
IR[15] => signext21_32:inst12.IN[15]
IR[16] => signext21_32:inst12.IN[16]
IR[17] => signext21_32:inst12.IN[17]
IR[18] => signext21_32:inst12.IN[18]
IR[19] => signext21_32:inst12.IN[19]
IR[20] => signext21_32:inst12.IN[11]
IR[20] => signext12_32:inst4.IN[0]
IR[21] => signext21_32:inst12.IN[1]
IR[21] => signext12_32:inst4.IN[1]
IR[22] => signext21_32:inst12.IN[2]
IR[22] => signext12_32:inst4.IN[2]
IR[23] => signext21_32:inst12.IN[3]
IR[23] => signext12_32:inst4.IN[3]
IR[24] => signext21_32:inst12.IN[4]
IR[24] => signext12_32:inst4.IN[4]
IR[25] => signext13_32:inst14.IN[5]
IR[25] => signext21_32:inst12.IN[5]
IR[25] => signext12_32:inst4.IN[5]
IR[26] => signext13_32:inst14.IN[6]
IR[26] => signext21_32:inst12.IN[6]
IR[26] => signext12_32:inst4.IN[6]
IR[27] => signext13_32:inst14.IN[7]
IR[27] => signext21_32:inst12.IN[7]
IR[27] => signext12_32:inst4.IN[7]
IR[28] => signext13_32:inst14.IN[8]
IR[28] => signext21_32:inst12.IN[8]
IR[28] => signext12_32:inst4.IN[8]
IR[29] => signext13_32:inst14.IN[9]
IR[29] => signext21_32:inst12.IN[9]
IR[29] => signext12_32:inst4.IN[9]
IR[30] => signext13_32:inst14.IN[10]
IR[30] => signext21_32:inst12.IN[10]
IR[30] => signext12_32:inst4.IN[10]
IR[31] => signext13_32:inst14.IN[12]
IR[31] => signext21_32:inst12.IN[20]
IR[31] => signext12_32:inst4.IN[11]
rs1[0] => add_32:inst8.A[0]
rs1[1] => add_32:inst8.A[1]
rs1[2] => add_32:inst8.A[2]
rs1[3] => add_32:inst8.A[3]
rs1[4] => add_32:inst8.A[4]
rs1[5] => add_32:inst8.A[5]
rs1[6] => add_32:inst8.A[6]
rs1[7] => add_32:inst8.A[7]
rs1[8] => add_32:inst8.A[8]
rs1[9] => add_32:inst8.A[9]
rs1[10] => add_32:inst8.A[10]
rs1[11] => add_32:inst8.A[11]
rs1[12] => add_32:inst8.A[12]
rs1[13] => add_32:inst8.A[13]
rs1[14] => add_32:inst8.A[14]
rs1[15] => add_32:inst8.A[15]
rs1[16] => add_32:inst8.A[16]
rs1[17] => add_32:inst8.A[17]
rs1[18] => add_32:inst8.A[18]
rs1[19] => add_32:inst8.A[19]
rs1[20] => add_32:inst8.A[20]
rs1[21] => add_32:inst8.A[21]
rs1[22] => add_32:inst8.A[22]
rs1[23] => add_32:inst8.A[23]
rs1[24] => add_32:inst8.A[24]
rs1[25] => add_32:inst8.A[25]
rs1[26] => add_32:inst8.A[26]
rs1[27] => add_32:inst8.A[27]
rs1[28] => add_32:inst8.A[28]
rs1[29] => add_32:inst8.A[29]
rs1[30] => add_32:inst8.A[30]
rs1[31] => add_32:inst8.A[31]
brc => inst15.IN0
BRANCH => inst15.IN1
JAL => cd4_2:inst1.D2
JALR => cd4_2:inst1.D3


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|rv32i_debug:inst3|pc:inst6|mx4_32b:inst9
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN


|ARP|rv32i_debug:inst3|pc:inst6|mx4_32b:inst9|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst5|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|pcinc32:inst10
pcinc[0] <= <GND>
pcinc[1] <= <GND>
pcinc[2] <= <VCC>
pcinc[3] <= <GND>
pcinc[4] <= <GND>
pcinc[5] <= <GND>
pcinc[6] <= <GND>
pcinc[7] <= <GND>
pcinc[8] <= <GND>
pcinc[9] <= <GND>
pcinc[10] <= <GND>
pcinc[11] <= <GND>
pcinc[12] <= <GND>
pcinc[13] <= <GND>
pcinc[14] <= <GND>
pcinc[15] <= <GND>
pcinc[16] <= <GND>
pcinc[17] <= <GND>
pcinc[18] <= <GND>
pcinc[19] <= <GND>
pcinc[20] <= <GND>
pcinc[21] <= <GND>
pcinc[22] <= <GND>
pcinc[23] <= <GND>
pcinc[24] <= <GND>
pcinc[25] <= <GND>
pcinc[26] <= <GND>
pcinc[27] <= <GND>
pcinc[28] <= <GND>
pcinc[29] <= <GND>
pcinc[30] <= <GND>
pcinc[31] <= <GND>


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst6|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|signext13_32:inst14
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[31].DATAIN
IN[12] => OUT[30].DATAIN
IN[12] => OUT[29].DATAIN
IN[12] => OUT[28].DATAIN
IN[12] => OUT[27].DATAIN
IN[12] => OUT[26].DATAIN
IN[12] => OUT[25].DATAIN
IN[12] => OUT[24].DATAIN
IN[12] => OUT[23].DATAIN
IN[12] => OUT[22].DATAIN
IN[12] => OUT[21].DATAIN
IN[12] => OUT[20].DATAIN
IN[12] => OUT[19].DATAIN
IN[12] => OUT[18].DATAIN
IN[12] => OUT[17].DATAIN
IN[12] => OUT[16].DATAIN
IN[12] => OUT[15].DATAIN
IN[12] => OUT[14].DATAIN
IN[12] => OUT[13].DATAIN
IN[12] => OUT[12].DATAIN


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst7|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|signext21_32:inst12
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[12].DATAIN
IN[13] => OUT[13].DATAIN
IN[14] => OUT[14].DATAIN
IN[15] => OUT[15].DATAIN
IN[16] => OUT[16].DATAIN
IN[17] => OUT[17].DATAIN
IN[18] => OUT[18].DATAIN
IN[19] => OUT[19].DATAIN
IN[20] => OUT[31].DATAIN
IN[20] => OUT[30].DATAIN
IN[20] => OUT[29].DATAIN
IN[20] => OUT[28].DATAIN
IN[20] => OUT[27].DATAIN
IN[20] => OUT[26].DATAIN
IN[20] => OUT[25].DATAIN
IN[20] => OUT[24].DATAIN
IN[20] => OUT[23].DATAIN
IN[20] => OUT[22].DATAIN
IN[20] => OUT[21].DATAIN
IN[20] => OUT[20].DATAIN


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8
Cout <= add_16:inst1.Cout
Cin => add_16:inst.Cin
A[0] => add_16:inst.A[0]
A[1] => add_16:inst.A[1]
A[2] => add_16:inst.A[2]
A[3] => add_16:inst.A[3]
A[4] => add_16:inst.A[4]
A[5] => add_16:inst.A[5]
A[6] => add_16:inst.A[6]
A[7] => add_16:inst.A[7]
A[8] => add_16:inst.A[8]
A[9] => add_16:inst.A[9]
A[10] => add_16:inst.A[10]
A[11] => add_16:inst.A[11]
A[12] => add_16:inst.A[12]
A[13] => add_16:inst.A[13]
A[14] => add_16:inst.A[14]
A[15] => add_16:inst.A[15]
A[16] => add_16:inst1.A[0]
A[17] => add_16:inst1.A[1]
A[18] => add_16:inst1.A[2]
A[19] => add_16:inst1.A[3]
A[20] => add_16:inst1.A[4]
A[21] => add_16:inst1.A[5]
A[22] => add_16:inst1.A[6]
A[23] => add_16:inst1.A[7]
A[24] => add_16:inst1.A[8]
A[25] => add_16:inst1.A[9]
A[26] => add_16:inst1.A[10]
A[27] => add_16:inst1.A[11]
A[28] => add_16:inst1.A[12]
A[29] => add_16:inst1.A[13]
A[30] => add_16:inst1.A[14]
A[31] => add_16:inst1.A[15]
B[0] => add_16:inst.B[0]
B[1] => add_16:inst.B[1]
B[2] => add_16:inst.B[2]
B[3] => add_16:inst.B[3]
B[4] => add_16:inst.B[4]
B[5] => add_16:inst.B[5]
B[6] => add_16:inst.B[6]
B[7] => add_16:inst.B[7]
B[8] => add_16:inst.B[8]
B[9] => add_16:inst.B[9]
B[10] => add_16:inst.B[10]
B[11] => add_16:inst.B[11]
B[12] => add_16:inst.B[12]
B[13] => add_16:inst.B[13]
B[14] => add_16:inst.B[14]
B[15] => add_16:inst.B[15]
B[16] => add_16:inst1.B[0]
B[17] => add_16:inst1.B[1]
B[18] => add_16:inst1.B[2]
B[19] => add_16:inst1.B[3]
B[20] => add_16:inst1.B[4]
B[21] => add_16:inst1.B[5]
B[22] => add_16:inst1.B[6]
B[23] => add_16:inst1.B[7]
B[24] => add_16:inst1.B[8]
B[25] => add_16:inst1.B[9]
B[26] => add_16:inst1.B[10]
B[27] => add_16:inst1.B[11]
B[28] => add_16:inst1.B[12]
B[29] => add_16:inst1.B[13]
B[30] => add_16:inst1.B[14]
B[31] => add_16:inst1.B[15]
S[0] <= add_16:inst.S[0]
S[1] <= add_16:inst.S[1]
S[2] <= add_16:inst.S[2]
S[3] <= add_16:inst.S[3]
S[4] <= add_16:inst.S[4]
S[5] <= add_16:inst.S[5]
S[6] <= add_16:inst.S[6]
S[7] <= add_16:inst.S[7]
S[8] <= add_16:inst.S[8]
S[9] <= add_16:inst.S[9]
S[10] <= add_16:inst.S[10]
S[11] <= add_16:inst.S[11]
S[12] <= add_16:inst.S[12]
S[13] <= add_16:inst.S[13]
S[14] <= add_16:inst.S[14]
S[15] <= add_16:inst.S[15]
S[16] <= add_16:inst1.S[0]
S[17] <= add_16:inst1.S[1]
S[18] <= add_16:inst1.S[2]
S[19] <= add_16:inst1.S[3]
S[20] <= add_16:inst1.S[4]
S[21] <= add_16:inst1.S[5]
S[22] <= add_16:inst1.S[6]
S[23] <= add_16:inst1.S[7]
S[24] <= add_16:inst1.S[8]
S[25] <= add_16:inst1.S[9]
S[26] <= add_16:inst1.S[10]
S[27] <= add_16:inst1.S[11]
S[28] <= add_16:inst1.S[12]
S[29] <= add_16:inst1.S[13]
S[30] <= add_16:inst1.S[14]
S[31] <= add_16:inst1.S[15]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst1|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst
Cout <= add_8:inst1.Cout
Cin => add_8:inst.Cin
A[0] => add_8:inst.A[0]
A[1] => add_8:inst.A[1]
A[2] => add_8:inst.A[2]
A[3] => add_8:inst.A[3]
A[4] => add_8:inst.A[4]
A[5] => add_8:inst.A[5]
A[6] => add_8:inst.A[6]
A[7] => add_8:inst.A[7]
A[8] => add_8:inst1.A[0]
A[9] => add_8:inst1.A[1]
A[10] => add_8:inst1.A[2]
A[11] => add_8:inst1.A[3]
A[12] => add_8:inst1.A[4]
A[13] => add_8:inst1.A[5]
A[14] => add_8:inst1.A[6]
A[15] => add_8:inst1.A[7]
B[0] => add_8:inst.B[0]
B[1] => add_8:inst.B[1]
B[2] => add_8:inst.B[2]
B[3] => add_8:inst.B[3]
B[4] => add_8:inst.B[4]
B[5] => add_8:inst.B[5]
B[6] => add_8:inst.B[6]
B[7] => add_8:inst.B[7]
B[8] => add_8:inst1.B[0]
B[9] => add_8:inst1.B[1]
B[10] => add_8:inst1.B[2]
B[11] => add_8:inst1.B[3]
B[12] => add_8:inst1.B[4]
B[13] => add_8:inst1.B[5]
B[14] => add_8:inst1.B[6]
B[15] => add_8:inst1.B[7]
S[0] <= add_8:inst.S[0]
S[1] <= add_8:inst.S[1]
S[2] <= add_8:inst.S[2]
S[3] <= add_8:inst.S[3]
S[4] <= add_8:inst.S[4]
S[5] <= add_8:inst.S[5]
S[6] <= add_8:inst.S[6]
S[7] <= add_8:inst.S[7]
S[8] <= add_8:inst1.S[0]
S[9] <= add_8:inst1.S[1]
S[10] <= add_8:inst1.S[2]
S[11] <= add_8:inst1.S[3]
S[12] <= add_8:inst1.S[4]
S[13] <= add_8:inst1.S[5]
S[14] <= add_8:inst1.S[6]
S[15] <= add_8:inst1.S[7]


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst1|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst
Cout <= add_1:inst9.Cout
A[0] => add_1:inst.A
A[1] => add_1:inst1.A
A[2] => add_1:inst2.A
A[3] => add_1:inst4.A
A[4] => add_1:inst5.A
A[5] => add_1:inst6.A
A[6] => add_1:inst7.A
A[7] => add_1:inst9.A
B[0] => add_1:inst.B
B[1] => add_1:inst1.B
B[2] => add_1:inst2.B
B[3] => add_1:inst4.B
B[4] => add_1:inst5.B
B[5] => add_1:inst6.B
B[6] => add_1:inst7.B
B[7] => add_1:inst9.B
Cin => add_1:inst.Cin
S[0] <= add_1:inst.S
S[1] <= add_1:inst1.S
S[2] <= add_1:inst2.S
S[3] <= add_1:inst4.S
S[4] <= add_1:inst5.S
S[5] <= add_1:inst6.S
S[6] <= add_1:inst7.S
S[7] <= add_1:inst9.S


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst6
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|add_32:inst8|add_16:inst|add_8:inst|add_1:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst4.IN0
A => inst.IN0
B => inst4.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst2.IN1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|pc:inst6|signext12_32:inst4
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[31].DATAIN
IN[11] => OUT[30].DATAIN
IN[11] => OUT[29].DATAIN
IN[11] => OUT[28].DATAIN
IN[11] => OUT[27].DATAIN
IN[11] => OUT[26].DATAIN
IN[11] => OUT[25].DATAIN
IN[11] => OUT[24].DATAIN
IN[11] => OUT[23].DATAIN
IN[11] => OUT[22].DATAIN
IN[11] => OUT[21].DATAIN
IN[11] => OUT[20].DATAIN
IN[11] => OUT[19].DATAIN
IN[11] => OUT[18].DATAIN
IN[11] => OUT[17].DATAIN
IN[11] => OUT[16].DATAIN
IN[11] => OUT[15].DATAIN
IN[11] => OUT[14].DATAIN
IN[11] => OUT[13].DATAIN
IN[11] => OUT[12].DATAIN
IN[11] => OUT[11].DATAIN


|ARP|rv32i_debug:inst3|pc:inst6|true32:inst13
true[0] <= <VCC>
true[1] <= <GND>
true[2] <= <GND>
true[3] <= <GND>
true[4] <= <GND>
true[5] <= <GND>
true[6] <= <GND>
true[7] <= <GND>
true[8] <= <GND>
true[9] <= <GND>
true[10] <= <GND>
true[11] <= <GND>
true[12] <= <GND>
true[13] <= <GND>
true[14] <= <GND>
true[15] <= <GND>
true[16] <= <GND>
true[17] <= <GND>
true[18] <= <GND>
true[19] <= <GND>
true[20] <= <GND>
true[21] <= <GND>
true[22] <= <GND>
true[23] <= <GND>
true[24] <= <GND>
true[25] <= <GND>
true[26] <= <GND>
true[27] <= <GND>
true[28] <= <GND>
true[29] <= <GND>
true[30] <= <GND>
true[31] <= <GND>


|ARP|rv32i_debug:inst3|pc:inst6|cd4_2:inst1
V <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst5.IN0
D3 => inst4.IN0
D3 => inst2.IN1
D3 => inst.IN1
D1 => inst5.IN1
D1 => inst3.IN0
D0 => inst5.IN2
D2 => inst5.IN3
D2 => inst2.IN0
D2 => inst.IN0
Q[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|branch_alu:inst
brc <= mx8_1b:inst3.O
A[0] => cmp32s:inst2.A[0]
A[0] => cmp32u:inst.A[0]
A[1] => cmp32s:inst2.A[1]
A[1] => cmp32u:inst.A[1]
A[2] => cmp32s:inst2.A[2]
A[2] => cmp32u:inst.A[2]
A[3] => cmp32s:inst2.A[3]
A[3] => cmp32u:inst.A[3]
A[4] => cmp32s:inst2.A[4]
A[4] => cmp32u:inst.A[4]
A[5] => cmp32s:inst2.A[5]
A[5] => cmp32u:inst.A[5]
A[6] => cmp32s:inst2.A[6]
A[6] => cmp32u:inst.A[6]
A[7] => cmp32s:inst2.A[7]
A[7] => cmp32u:inst.A[7]
A[8] => cmp32s:inst2.A[8]
A[8] => cmp32u:inst.A[8]
A[9] => cmp32s:inst2.A[9]
A[9] => cmp32u:inst.A[9]
A[10] => cmp32s:inst2.A[10]
A[10] => cmp32u:inst.A[10]
A[11] => cmp32s:inst2.A[11]
A[11] => cmp32u:inst.A[11]
A[12] => cmp32s:inst2.A[12]
A[12] => cmp32u:inst.A[12]
A[13] => cmp32s:inst2.A[13]
A[13] => cmp32u:inst.A[13]
A[14] => cmp32s:inst2.A[14]
A[14] => cmp32u:inst.A[14]
A[15] => cmp32s:inst2.A[15]
A[15] => cmp32u:inst.A[15]
A[16] => cmp32s:inst2.A[16]
A[16] => cmp32u:inst.A[16]
A[17] => cmp32s:inst2.A[17]
A[17] => cmp32u:inst.A[17]
A[18] => cmp32s:inst2.A[18]
A[18] => cmp32u:inst.A[18]
A[19] => cmp32s:inst2.A[19]
A[19] => cmp32u:inst.A[19]
A[20] => cmp32s:inst2.A[20]
A[20] => cmp32u:inst.A[20]
A[21] => cmp32s:inst2.A[21]
A[21] => cmp32u:inst.A[21]
A[22] => cmp32s:inst2.A[22]
A[22] => cmp32u:inst.A[22]
A[23] => cmp32s:inst2.A[23]
A[23] => cmp32u:inst.A[23]
A[24] => cmp32s:inst2.A[24]
A[24] => cmp32u:inst.A[24]
A[25] => cmp32s:inst2.A[25]
A[25] => cmp32u:inst.A[25]
A[26] => cmp32s:inst2.A[26]
A[26] => cmp32u:inst.A[26]
A[27] => cmp32s:inst2.A[27]
A[27] => cmp32u:inst.A[27]
A[28] => cmp32s:inst2.A[28]
A[28] => cmp32u:inst.A[28]
A[29] => cmp32s:inst2.A[29]
A[29] => cmp32u:inst.A[29]
A[30] => cmp32s:inst2.A[30]
A[30] => cmp32u:inst.A[30]
A[31] => cmp32s:inst2.A[31]
A[31] => cmp32u:inst.A[31]
B[0] => cmp32s:inst2.B[0]
B[0] => cmp32u:inst.B[0]
B[1] => cmp32s:inst2.B[1]
B[1] => cmp32u:inst.B[1]
B[2] => cmp32s:inst2.B[2]
B[2] => cmp32u:inst.B[2]
B[3] => cmp32s:inst2.B[3]
B[3] => cmp32u:inst.B[3]
B[4] => cmp32s:inst2.B[4]
B[4] => cmp32u:inst.B[4]
B[5] => cmp32s:inst2.B[5]
B[5] => cmp32u:inst.B[5]
B[6] => cmp32s:inst2.B[6]
B[6] => cmp32u:inst.B[6]
B[7] => cmp32s:inst2.B[7]
B[7] => cmp32u:inst.B[7]
B[8] => cmp32s:inst2.B[8]
B[8] => cmp32u:inst.B[8]
B[9] => cmp32s:inst2.B[9]
B[9] => cmp32u:inst.B[9]
B[10] => cmp32s:inst2.B[10]
B[10] => cmp32u:inst.B[10]
B[11] => cmp32s:inst2.B[11]
B[11] => cmp32u:inst.B[11]
B[12] => cmp32s:inst2.B[12]
B[12] => cmp32u:inst.B[12]
B[13] => cmp32s:inst2.B[13]
B[13] => cmp32u:inst.B[13]
B[14] => cmp32s:inst2.B[14]
B[14] => cmp32u:inst.B[14]
B[15] => cmp32s:inst2.B[15]
B[15] => cmp32u:inst.B[15]
B[16] => cmp32s:inst2.B[16]
B[16] => cmp32u:inst.B[16]
B[17] => cmp32s:inst2.B[17]
B[17] => cmp32u:inst.B[17]
B[18] => cmp32s:inst2.B[18]
B[18] => cmp32u:inst.B[18]
B[19] => cmp32s:inst2.B[19]
B[19] => cmp32u:inst.B[19]
B[20] => cmp32s:inst2.B[20]
B[20] => cmp32u:inst.B[20]
B[21] => cmp32s:inst2.B[21]
B[21] => cmp32u:inst.B[21]
B[22] => cmp32s:inst2.B[22]
B[22] => cmp32u:inst.B[22]
B[23] => cmp32s:inst2.B[23]
B[23] => cmp32u:inst.B[23]
B[24] => cmp32s:inst2.B[24]
B[24] => cmp32u:inst.B[24]
B[25] => cmp32s:inst2.B[25]
B[25] => cmp32u:inst.B[25]
B[26] => cmp32s:inst2.B[26]
B[26] => cmp32u:inst.B[26]
B[27] => cmp32s:inst2.B[27]
B[27] => cmp32u:inst.B[27]
B[28] => cmp32s:inst2.B[28]
B[28] => cmp32u:inst.B[28]
B[29] => cmp32s:inst2.B[29]
B[29] => cmp32u:inst.B[29]
B[30] => cmp32s:inst2.B[30]
B[30] => cmp32u:inst.B[30]
B[31] => cmp32s:inst2.B[31]
B[31] => cmp32u:inst.B[31]
func3[0] => mx8_1b:inst3.S[0]
func3[1] => mx8_1b:inst3.S[1]
func3[2] => mx8_1b:inst3.S[2]


|ARP|rv32i_debug:inst3|branch_alu:inst|mx8_1b:inst3
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst8.DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5 => inst7.DATAIN
I4 => inst6.DATAIN
I3 => inst5.DATAIN
I2 => inst4.DATAIN
I1 => inst3.DATAIN
I0 => inst2.DATAIN
I7 => inst9.DATAIN


|ARP|rv32i_debug:inst3|branch_alu:inst|mx8_1b:inst3|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|rv32i_debug:inst3|branch_alu:inst|mx8_1b:inst3|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|branch_alu:inst|mx8_1b:inst3|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2
E <= cmp32:inst.E1
A[0] => cmp32:inst.A[0]
A[1] => cmp32:inst.A[1]
A[2] => cmp32:inst.A[2]
A[3] => cmp32:inst.A[3]
A[4] => cmp32:inst.A[4]
A[5] => cmp32:inst.A[5]
A[6] => cmp32:inst.A[6]
A[7] => cmp32:inst.A[7]
A[8] => cmp32:inst.A[8]
A[9] => cmp32:inst.A[9]
A[10] => cmp32:inst.A[10]
A[11] => cmp32:inst.A[11]
A[12] => cmp32:inst.A[12]
A[13] => cmp32:inst.A[13]
A[14] => cmp32:inst.A[14]
A[15] => cmp32:inst.A[15]
A[16] => cmp32:inst.A[16]
A[17] => cmp32:inst.A[17]
A[18] => cmp32:inst.A[18]
A[19] => cmp32:inst.A[19]
A[20] => cmp32:inst.A[20]
A[21] => cmp32:inst.A[21]
A[22] => cmp32:inst.A[22]
A[23] => cmp32:inst.A[23]
A[24] => cmp32:inst.A[24]
A[25] => cmp32:inst.A[25]
A[26] => cmp32:inst.A[26]
A[27] => cmp32:inst.A[27]
A[28] => cmp32:inst.A[28]
A[29] => cmp32:inst.A[29]
A[30] => cmp32:inst.A[30]
A[31] => inst8.IN0
A[31] => inst1.IN0
B[0] => cmp32:inst.B[0]
B[1] => cmp32:inst.B[1]
B[2] => cmp32:inst.B[2]
B[3] => cmp32:inst.B[3]
B[4] => cmp32:inst.B[4]
B[5] => cmp32:inst.B[5]
B[6] => cmp32:inst.B[6]
B[7] => cmp32:inst.B[7]
B[8] => cmp32:inst.B[8]
B[9] => cmp32:inst.B[9]
B[10] => cmp32:inst.B[10]
B[11] => cmp32:inst.B[11]
B[12] => cmp32:inst.B[12]
B[13] => cmp32:inst.B[13]
B[14] => cmp32:inst.B[14]
B[15] => cmp32:inst.B[15]
B[16] => cmp32:inst.B[16]
B[17] => cmp32:inst.B[17]
B[18] => cmp32:inst.B[18]
B[19] => cmp32:inst.B[19]
B[20] => cmp32:inst.B[20]
B[21] => cmp32:inst.B[21]
B[22] => cmp32:inst.B[22]
B[23] => cmp32:inst.B[23]
B[24] => cmp32:inst.B[24]
B[25] => cmp32:inst.B[25]
B[26] => cmp32:inst.B[26]
B[27] => cmp32:inst.B[27]
B[28] => cmp32:inst.B[28]
B[29] => cmp32:inst.B[29]
B[30] => cmp32:inst.B[30]
B[31] => inst2.IN1
B[31] => inst7.IN0
L <= mx2_1b:inst12.O
G <= mx2_1b:inst11.O


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst
G1 <= cmp16:inst1.G1
L0 => cmp16:inst.L0
E0 => cmp16:inst.E0
G0 => cmp16:inst.G0
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
A[11] => cmp16:inst.A[11]
A[12] => cmp16:inst.A[12]
A[13] => cmp16:inst.A[13]
A[14] => cmp16:inst.A[14]
A[15] => cmp16:inst.A[15]
A[16] => cmp16:inst1.A[0]
A[17] => cmp16:inst1.A[1]
A[18] => cmp16:inst1.A[2]
A[19] => cmp16:inst1.A[3]
A[20] => cmp16:inst1.A[4]
A[21] => cmp16:inst1.A[5]
A[22] => cmp16:inst1.A[6]
A[23] => cmp16:inst1.A[7]
A[24] => cmp16:inst1.A[8]
A[25] => cmp16:inst1.A[9]
A[26] => cmp16:inst1.A[10]
A[27] => cmp16:inst1.A[11]
A[28] => cmp16:inst1.A[12]
A[29] => cmp16:inst1.A[13]
A[30] => cmp16:inst1.A[14]
A[31] => cmp16:inst1.A[15]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
B[11] => cmp16:inst.B[11]
B[12] => cmp16:inst.B[12]
B[13] => cmp16:inst.B[13]
B[14] => cmp16:inst.B[14]
B[15] => cmp16:inst.B[15]
B[16] => cmp16:inst1.B[0]
B[17] => cmp16:inst1.B[1]
B[18] => cmp16:inst1.B[2]
B[19] => cmp16:inst1.B[3]
B[20] => cmp16:inst1.B[4]
B[21] => cmp16:inst1.B[5]
B[22] => cmp16:inst1.B[6]
B[23] => cmp16:inst1.B[7]
B[24] => cmp16:inst1.B[8]
B[25] => cmp16:inst1.B[9]
B[26] => cmp16:inst1.B[10]
B[27] => cmp16:inst1.B[11]
B[28] => cmp16:inst1.B[12]
B[29] => cmp16:inst1.B[13]
B[30] => cmp16:inst1.B[14]
B[31] => cmp16:inst1.B[15]
E1 <= cmp16:inst1.E1
L1 <= cmp16:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|mx2_1b:inst12
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
S => inst3.IN0
S => inst1.OE
I1 => inst1.DATAIN


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32s:inst2|mx2_1b:inst11
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
S => inst3.IN0
S => inst1.OE
I1 => inst1.DATAIN


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst
G <= cmp32:inst.G1
A[0] => cmp32:inst.A[0]
A[1] => cmp32:inst.A[1]
A[2] => cmp32:inst.A[2]
A[3] => cmp32:inst.A[3]
A[4] => cmp32:inst.A[4]
A[5] => cmp32:inst.A[5]
A[6] => cmp32:inst.A[6]
A[7] => cmp32:inst.A[7]
A[8] => cmp32:inst.A[8]
A[9] => cmp32:inst.A[9]
A[10] => cmp32:inst.A[10]
A[11] => cmp32:inst.A[11]
A[12] => cmp32:inst.A[12]
A[13] => cmp32:inst.A[13]
A[14] => cmp32:inst.A[14]
A[15] => cmp32:inst.A[15]
A[16] => cmp32:inst.A[16]
A[17] => cmp32:inst.A[17]
A[18] => cmp32:inst.A[18]
A[19] => cmp32:inst.A[19]
A[20] => cmp32:inst.A[20]
A[21] => cmp32:inst.A[21]
A[22] => cmp32:inst.A[22]
A[23] => cmp32:inst.A[23]
A[24] => cmp32:inst.A[24]
A[25] => cmp32:inst.A[25]
A[26] => cmp32:inst.A[26]
A[27] => cmp32:inst.A[27]
A[28] => cmp32:inst.A[28]
A[29] => cmp32:inst.A[29]
A[30] => cmp32:inst.A[30]
A[31] => cmp32:inst.A[31]
B[0] => cmp32:inst.B[0]
B[1] => cmp32:inst.B[1]
B[2] => cmp32:inst.B[2]
B[3] => cmp32:inst.B[3]
B[4] => cmp32:inst.B[4]
B[5] => cmp32:inst.B[5]
B[6] => cmp32:inst.B[6]
B[7] => cmp32:inst.B[7]
B[8] => cmp32:inst.B[8]
B[9] => cmp32:inst.B[9]
B[10] => cmp32:inst.B[10]
B[11] => cmp32:inst.B[11]
B[12] => cmp32:inst.B[12]
B[13] => cmp32:inst.B[13]
B[14] => cmp32:inst.B[14]
B[15] => cmp32:inst.B[15]
B[16] => cmp32:inst.B[16]
B[17] => cmp32:inst.B[17]
B[18] => cmp32:inst.B[18]
B[19] => cmp32:inst.B[19]
B[20] => cmp32:inst.B[20]
B[21] => cmp32:inst.B[21]
B[22] => cmp32:inst.B[22]
B[23] => cmp32:inst.B[23]
B[24] => cmp32:inst.B[24]
B[25] => cmp32:inst.B[25]
B[26] => cmp32:inst.B[26]
B[27] => cmp32:inst.B[27]
B[28] => cmp32:inst.B[28]
B[29] => cmp32:inst.B[29]
B[30] => cmp32:inst.B[30]
B[31] => cmp32:inst.B[31]
E <= cmp32:inst.E1
L <= cmp32:inst.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst
G1 <= cmp16:inst1.G1
L0 => cmp16:inst.L0
E0 => cmp16:inst.E0
G0 => cmp16:inst.G0
A[0] => cmp16:inst.A[0]
A[1] => cmp16:inst.A[1]
A[2] => cmp16:inst.A[2]
A[3] => cmp16:inst.A[3]
A[4] => cmp16:inst.A[4]
A[5] => cmp16:inst.A[5]
A[6] => cmp16:inst.A[6]
A[7] => cmp16:inst.A[7]
A[8] => cmp16:inst.A[8]
A[9] => cmp16:inst.A[9]
A[10] => cmp16:inst.A[10]
A[11] => cmp16:inst.A[11]
A[12] => cmp16:inst.A[12]
A[13] => cmp16:inst.A[13]
A[14] => cmp16:inst.A[14]
A[15] => cmp16:inst.A[15]
A[16] => cmp16:inst1.A[0]
A[17] => cmp16:inst1.A[1]
A[18] => cmp16:inst1.A[2]
A[19] => cmp16:inst1.A[3]
A[20] => cmp16:inst1.A[4]
A[21] => cmp16:inst1.A[5]
A[22] => cmp16:inst1.A[6]
A[23] => cmp16:inst1.A[7]
A[24] => cmp16:inst1.A[8]
A[25] => cmp16:inst1.A[9]
A[26] => cmp16:inst1.A[10]
A[27] => cmp16:inst1.A[11]
A[28] => cmp16:inst1.A[12]
A[29] => cmp16:inst1.A[13]
A[30] => cmp16:inst1.A[14]
A[31] => cmp16:inst1.A[15]
B[0] => cmp16:inst.B[0]
B[1] => cmp16:inst.B[1]
B[2] => cmp16:inst.B[2]
B[3] => cmp16:inst.B[3]
B[4] => cmp16:inst.B[4]
B[5] => cmp16:inst.B[5]
B[6] => cmp16:inst.B[6]
B[7] => cmp16:inst.B[7]
B[8] => cmp16:inst.B[8]
B[9] => cmp16:inst.B[9]
B[10] => cmp16:inst.B[10]
B[11] => cmp16:inst.B[11]
B[12] => cmp16:inst.B[12]
B[13] => cmp16:inst.B[13]
B[14] => cmp16:inst.B[14]
B[15] => cmp16:inst.B[15]
B[16] => cmp16:inst1.B[0]
B[17] => cmp16:inst1.B[1]
B[18] => cmp16:inst1.B[2]
B[19] => cmp16:inst1.B[3]
B[20] => cmp16:inst1.B[4]
B[21] => cmp16:inst1.B[5]
B[22] => cmp16:inst1.B[6]
B[23] => cmp16:inst1.B[7]
B[24] => cmp16:inst1.B[8]
B[25] => cmp16:inst1.B[9]
B[26] => cmp16:inst1.B[10]
B[27] => cmp16:inst1.B[11]
B[28] => cmp16:inst1.B[12]
B[29] => cmp16:inst1.B[13]
B[30] => cmp16:inst1.B[14]
B[31] => cmp16:inst1.B[15]
E1 <= cmp16:inst1.E1
L1 <= cmp16:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst1|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst
G1 <= cmp8:inst3.G1
L0 => cmp8:inst2.L0
E0 => cmp8:inst2.E0
G0 => cmp8:inst2.G0
A[0] => cmp8:inst2.A[0]
A[1] => cmp8:inst2.A[1]
A[2] => cmp8:inst2.A[2]
A[3] => cmp8:inst2.A[3]
A[4] => cmp8:inst2.A[4]
A[5] => cmp8:inst2.A[5]
A[6] => cmp8:inst2.A[6]
A[7] => cmp8:inst2.A[7]
A[8] => cmp8:inst3.A[0]
A[9] => cmp8:inst3.A[1]
A[10] => cmp8:inst3.A[2]
A[11] => cmp8:inst3.A[3]
A[12] => cmp8:inst3.A[4]
A[13] => cmp8:inst3.A[5]
A[14] => cmp8:inst3.A[6]
A[15] => cmp8:inst3.A[7]
B[0] => cmp8:inst2.B[0]
B[1] => cmp8:inst2.B[1]
B[2] => cmp8:inst2.B[2]
B[3] => cmp8:inst2.B[3]
B[4] => cmp8:inst2.B[4]
B[5] => cmp8:inst2.B[5]
B[6] => cmp8:inst2.B[6]
B[7] => cmp8:inst2.B[7]
B[8] => cmp8:inst3.B[0]
B[9] => cmp8:inst3.B[1]
B[10] => cmp8:inst3.B[2]
B[11] => cmp8:inst3.B[3]
B[12] => cmp8:inst3.B[4]
B[13] => cmp8:inst3.B[5]
B[14] => cmp8:inst3.B[6]
B[15] => cmp8:inst3.B[7]
E1 <= cmp8:inst3.E1
L1 <= cmp8:inst3.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst3
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst3|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst2
G1 <= cmp4:inst1.G1
L0 => cmp4:inst.L0
E0 => cmp4:inst.E0
G0 => cmp4:inst.G0
A[0] => cmp4:inst.A[0]
A[1] => cmp4:inst.A[1]
A[2] => cmp4:inst.A[2]
A[3] => cmp4:inst.A[3]
A[4] => cmp4:inst1.A[0]
A[5] => cmp4:inst1.A[1]
A[6] => cmp4:inst1.A[2]
A[7] => cmp4:inst1.A[3]
B[0] => cmp4:inst.B[0]
B[1] => cmp4:inst.B[1]
B[2] => cmp4:inst.B[2]
B[3] => cmp4:inst.B[3]
B[4] => cmp4:inst1.B[0]
B[5] => cmp4:inst1.B[1]
B[6] => cmp4:inst1.B[2]
B[7] => cmp4:inst1.B[3]
E1 <= cmp4:inst1.E1
L1 <= cmp4:inst1.L1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst1
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|rv32i_debug:inst3|branch_alu:inst|cmp32u:inst|cmp32:inst|cmp16:inst|cmp8:inst2|cmp4:inst
E1 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E0 => inst19.IN0
E0 => inst26.IN4
E0 => inst27.IN1
B[0] => inst3.IN0
B[0] => inst11.IN1
B[0] => inst29.IN1
B[1] => inst2.IN0
B[1] => inst9.IN1
B[1] => inst24.IN0
B[2] => inst1.IN0
B[2] => inst7.IN1
B[2] => inst22.IN0
B[3] => inst.IN0
B[3] => inst5.IN1
B[3] => inst20.IN0
A[0] => inst3.IN1
A[0] => inst10.IN0
A[0] => inst30.IN4
A[1] => inst2.IN1
A[1] => inst8.IN0
A[1] => inst25.IN3
A[2] => inst1.IN1
A[2] => inst6.IN0
A[2] => inst23.IN2
A[3] => inst.IN1
A[3] => inst4.IN0
A[3] => inst21.IN1
G1 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L0 => inst28.IN4
L1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
G0 => inst31.IN1


|ARP|dbgif:inst1
CLKOUT <= mx2_1b:inst3.O
SW[0] => mx8_32b:inst.S[0]
SW[1] => mx8_32b:inst.S[1]
SW[2] => mx8_32b:inst.S[2]
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => inst6.IN1
SW[9] => mx2_1b:inst3.S
CLKIN => mx2_1b:inst3.I0
BTN[0] => ~NO_FANOUT~
BTN[1] => ~NO_FANOUT~
BTN[2] => inst6.IN0
7SEG[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
7SEG[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
7SEG[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
7SEG[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
7SEG[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
7SEG[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
7SEG[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
7SEG[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
7SEG[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
7SEG[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
7SEG[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
7SEG[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
7SEG[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
7SEG[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
7SEG[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
7SEG[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
7SEG[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
7SEG[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
7SEG[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
7SEG[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
7SEG[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
7SEG[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
7SEG[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
7SEG[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
7SEG[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
7SEG[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
7SEG[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
7SEG[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
7SEG[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
7SEG[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
7SEG[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
7SEG[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
ABUS[0] => mx8_32b:inst.I0[0]
ABUS[1] => mx8_32b:inst.I0[1]
ABUS[2] => mx8_32b:inst.I0[2]
ABUS[3] => mx8_32b:inst.I0[3]
ABUS[4] => mx8_32b:inst.I0[4]
ABUS[5] => mx8_32b:inst.I0[5]
ABUS[6] => mx8_32b:inst.I0[6]
ABUS[7] => mx8_32b:inst.I0[7]
ABUS[8] => mx8_32b:inst.I0[8]
ABUS[9] => mx8_32b:inst.I0[9]
ABUS[10] => mx8_32b:inst.I0[10]
ABUS[11] => mx8_32b:inst.I0[11]
ABUS[12] => mx8_32b:inst.I0[12]
ABUS[13] => mx8_32b:inst.I0[13]
ABUS[14] => mx8_32b:inst.I0[14]
ABUS[15] => mx8_32b:inst.I0[15]
ABUS[16] => mx8_32b:inst.I0[16]
ABUS[17] => mx8_32b:inst.I0[17]
ABUS[18] => mx8_32b:inst.I0[18]
ABUS[19] => mx8_32b:inst.I0[19]
ABUS[20] => mx8_32b:inst.I0[20]
ABUS[21] => mx8_32b:inst.I0[21]
ABUS[22] => mx8_32b:inst.I0[22]
ABUS[23] => mx8_32b:inst.I0[23]
ABUS[24] => mx8_32b:inst.I0[24]
ABUS[25] => mx8_32b:inst.I0[25]
ABUS[26] => mx8_32b:inst.I0[26]
ABUS[27] => mx8_32b:inst.I0[27]
ABUS[28] => mx8_32b:inst.I0[28]
ABUS[29] => mx8_32b:inst.I0[29]
ABUS[30] => mx8_32b:inst.I0[30]
ABUS[30] => inst77.IN1
ABUS[31] => mx8_32b:inst.I0[31]
ABUS[31] => inst77.IN2
DBUS[0] => mx8_32b:inst.I1[0]
DBUS[0] => reg32_ld_clr:inst7.DIN[0]
DBUS[1] => mx8_32b:inst.I1[1]
DBUS[1] => reg32_ld_clr:inst7.DIN[1]
DBUS[2] => mx8_32b:inst.I1[2]
DBUS[2] => reg32_ld_clr:inst7.DIN[2]
DBUS[3] => mx8_32b:inst.I1[3]
DBUS[3] => reg32_ld_clr:inst7.DIN[3]
DBUS[4] => mx8_32b:inst.I1[4]
DBUS[4] => reg32_ld_clr:inst7.DIN[4]
DBUS[5] => mx8_32b:inst.I1[5]
DBUS[5] => reg32_ld_clr:inst7.DIN[5]
DBUS[6] => mx8_32b:inst.I1[6]
DBUS[6] => reg32_ld_clr:inst7.DIN[6]
DBUS[7] => mx8_32b:inst.I1[7]
DBUS[7] => reg32_ld_clr:inst7.DIN[7]
DBUS[8] => mx8_32b:inst.I1[8]
DBUS[8] => reg32_ld_clr:inst7.DIN[8]
DBUS[9] => mx8_32b:inst.I1[9]
DBUS[9] => reg32_ld_clr:inst7.DIN[9]
DBUS[10] => mx8_32b:inst.I1[10]
DBUS[10] => reg32_ld_clr:inst7.DIN[10]
DBUS[11] => mx8_32b:inst.I1[11]
DBUS[11] => reg32_ld_clr:inst7.DIN[11]
DBUS[12] => mx8_32b:inst.I1[12]
DBUS[12] => reg32_ld_clr:inst7.DIN[12]
DBUS[13] => mx8_32b:inst.I1[13]
DBUS[13] => reg32_ld_clr:inst7.DIN[13]
DBUS[14] => mx8_32b:inst.I1[14]
DBUS[14] => reg32_ld_clr:inst7.DIN[14]
DBUS[15] => mx8_32b:inst.I1[15]
DBUS[15] => reg32_ld_clr:inst7.DIN[15]
DBUS[16] => mx8_32b:inst.I1[16]
DBUS[16] => reg32_ld_clr:inst7.DIN[16]
DBUS[17] => mx8_32b:inst.I1[17]
DBUS[17] => reg32_ld_clr:inst7.DIN[17]
DBUS[18] => mx8_32b:inst.I1[18]
DBUS[18] => reg32_ld_clr:inst7.DIN[18]
DBUS[19] => mx8_32b:inst.I1[19]
DBUS[19] => reg32_ld_clr:inst7.DIN[19]
DBUS[20] => mx8_32b:inst.I1[20]
DBUS[20] => reg32_ld_clr:inst7.DIN[20]
DBUS[21] => mx8_32b:inst.I1[21]
DBUS[21] => reg32_ld_clr:inst7.DIN[21]
DBUS[22] => mx8_32b:inst.I1[22]
DBUS[22] => reg32_ld_clr:inst7.DIN[22]
DBUS[23] => mx8_32b:inst.I1[23]
DBUS[23] => reg32_ld_clr:inst7.DIN[23]
DBUS[24] => mx8_32b:inst.I1[24]
DBUS[24] => reg32_ld_clr:inst7.DIN[24]
DBUS[25] => mx8_32b:inst.I1[25]
DBUS[25] => reg32_ld_clr:inst7.DIN[25]
DBUS[26] => mx8_32b:inst.I1[26]
DBUS[26] => reg32_ld_clr:inst7.DIN[26]
DBUS[27] => mx8_32b:inst.I1[27]
DBUS[27] => reg32_ld_clr:inst7.DIN[27]
DBUS[28] => mx8_32b:inst.I1[28]
DBUS[28] => reg32_ld_clr:inst7.DIN[28]
DBUS[29] => mx8_32b:inst.I1[29]
DBUS[29] => reg32_ld_clr:inst7.DIN[29]
DBUS[30] => mx8_32b:inst.I1[30]
DBUS[30] => reg32_ld_clr:inst7.DIN[30]
DBUS[31] => mx8_32b:inst.I1[31]
DBUS[31] => reg32_ld_clr:inst7.DIN[31]
IR[0] => mx8_32b:inst.I2[0]
IR[1] => mx8_32b:inst.I2[1]
IR[2] => mx8_32b:inst.I2[2]
IR[3] => mx8_32b:inst.I2[3]
IR[4] => mx8_32b:inst.I2[4]
IR[5] => mx8_32b:inst.I2[5]
IR[6] => mx8_32b:inst.I2[6]
IR[7] => mx8_32b:inst.I2[7]
IR[8] => mx8_32b:inst.I2[8]
IR[9] => mx8_32b:inst.I2[9]
IR[10] => mx8_32b:inst.I2[10]
IR[11] => mx8_32b:inst.I2[11]
IR[12] => mx8_32b:inst.I2[12]
IR[13] => mx8_32b:inst.I2[13]
IR[14] => mx8_32b:inst.I2[14]
IR[15] => mx8_32b:inst.I2[15]
IR[16] => mx8_32b:inst.I2[16]
IR[17] => mx8_32b:inst.I2[17]
IR[18] => mx8_32b:inst.I2[18]
IR[19] => mx8_32b:inst.I2[19]
IR[20] => mx8_32b:inst.I2[20]
IR[21] => mx8_32b:inst.I2[21]
IR[22] => mx8_32b:inst.I2[22]
IR[23] => mx8_32b:inst.I2[23]
IR[24] => mx8_32b:inst.I2[24]
IR[25] => mx8_32b:inst.I2[25]
IR[26] => mx8_32b:inst.I2[26]
IR[27] => mx8_32b:inst.I2[27]
IR[28] => mx8_32b:inst.I2[28]
IR[29] => mx8_32b:inst.I2[29]
IR[30] => mx8_32b:inst.I2[30]
IR[31] => mx8_32b:inst.I2[31]
PC[0] => mx8_32b:inst.I3[0]
PC[1] => mx8_32b:inst.I3[1]
PC[2] => mx8_32b:inst.I3[2]
PC[3] => mx8_32b:inst.I3[3]
PC[4] => mx8_32b:inst.I3[4]
PC[5] => mx8_32b:inst.I3[5]
PC[6] => mx8_32b:inst.I3[6]
PC[7] => mx8_32b:inst.I3[7]
PC[8] => mx8_32b:inst.I3[8]
PC[9] => mx8_32b:inst.I3[9]
PC[10] => mx8_32b:inst.I3[10]
PC[11] => mx8_32b:inst.I3[11]
PC[12] => mx8_32b:inst.I3[12]
PC[13] => mx8_32b:inst.I3[13]
PC[14] => mx8_32b:inst.I3[14]
PC[15] => mx8_32b:inst.I3[15]
PC[16] => mx8_32b:inst.I3[16]
PC[17] => mx8_32b:inst.I3[17]
PC[18] => mx8_32b:inst.I3[18]
PC[19] => mx8_32b:inst.I3[19]
PC[20] => mx8_32b:inst.I3[20]
PC[21] => mx8_32b:inst.I3[21]
PC[22] => mx8_32b:inst.I3[22]
PC[23] => mx8_32b:inst.I3[23]
PC[24] => mx8_32b:inst.I3[24]
PC[25] => mx8_32b:inst.I3[25]
PC[26] => mx8_32b:inst.I3[26]
PC[27] => mx8_32b:inst.I3[27]
PC[28] => mx8_32b:inst.I3[28]
PC[29] => mx8_32b:inst.I3[29]
PC[30] => mx8_32b:inst.I3[30]
PC[31] => mx8_32b:inst.I3[31]
ALUOUT[0] => mx8_32b:inst.I4[0]
ALUOUT[1] => mx8_32b:inst.I4[1]
ALUOUT[2] => mx8_32b:inst.I4[2]
ALUOUT[3] => mx8_32b:inst.I4[3]
ALUOUT[4] => mx8_32b:inst.I4[4]
ALUOUT[5] => mx8_32b:inst.I4[5]
ALUOUT[6] => mx8_32b:inst.I4[6]
ALUOUT[7] => mx8_32b:inst.I4[7]
ALUOUT[8] => mx8_32b:inst.I4[8]
ALUOUT[9] => mx8_32b:inst.I4[9]
ALUOUT[10] => mx8_32b:inst.I4[10]
ALUOUT[11] => mx8_32b:inst.I4[11]
ALUOUT[12] => mx8_32b:inst.I4[12]
ALUOUT[13] => mx8_32b:inst.I4[13]
ALUOUT[14] => mx8_32b:inst.I4[14]
ALUOUT[15] => mx8_32b:inst.I4[15]
ALUOUT[16] => mx8_32b:inst.I4[16]
ALUOUT[17] => mx8_32b:inst.I4[17]
ALUOUT[18] => mx8_32b:inst.I4[18]
ALUOUT[19] => mx8_32b:inst.I4[19]
ALUOUT[20] => mx8_32b:inst.I4[20]
ALUOUT[21] => mx8_32b:inst.I4[21]
ALUOUT[22] => mx8_32b:inst.I4[22]
ALUOUT[23] => mx8_32b:inst.I4[23]
ALUOUT[24] => mx8_32b:inst.I4[24]
ALUOUT[25] => mx8_32b:inst.I4[25]
ALUOUT[26] => mx8_32b:inst.I4[26]
ALUOUT[27] => mx8_32b:inst.I4[27]
ALUOUT[28] => mx8_32b:inst.I4[28]
ALUOUT[29] => mx8_32b:inst.I4[29]
ALUOUT[30] => mx8_32b:inst.I4[30]
ALUOUT[31] => mx8_32b:inst.I4[31]
WR => inst77.IN0
WR => LED[0].DATAIN
LED[0] <= WR.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= RD.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LD_IR.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
LED[8] <= <GND>
LED[9] <= <GND>
LD_IR => LED[2].DATAIN
RD => LED[1].DATAIN


|ARP|dbgif:inst1|mx2_1b:inst3
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
S => inst3.IN0
S => inst1.OE
I1 => inst1.DATAIN


|ARP|dbgif:inst1|mx8_32b:inst
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE
I6[0] => inst8[0].DATAIN
I6[1] => inst8[1].DATAIN
I6[2] => inst8[2].DATAIN
I6[3] => inst8[3].DATAIN
I6[4] => inst8[4].DATAIN
I6[5] => inst8[5].DATAIN
I6[6] => inst8[6].DATAIN
I6[7] => inst8[7].DATAIN
I6[8] => inst8[8].DATAIN
I6[9] => inst8[9].DATAIN
I6[10] => inst8[10].DATAIN
I6[11] => inst8[11].DATAIN
I6[12] => inst8[12].DATAIN
I6[13] => inst8[13].DATAIN
I6[14] => inst8[14].DATAIN
I6[15] => inst8[15].DATAIN
I6[16] => inst8[16].DATAIN
I6[17] => inst8[17].DATAIN
I6[18] => inst8[18].DATAIN
I6[19] => inst8[19].DATAIN
I6[20] => inst8[20].DATAIN
I6[21] => inst8[21].DATAIN
I6[22] => inst8[22].DATAIN
I6[23] => inst8[23].DATAIN
I6[24] => inst8[24].DATAIN
I6[25] => inst8[25].DATAIN
I6[26] => inst8[26].DATAIN
I6[27] => inst8[27].DATAIN
I6[28] => inst8[28].DATAIN
I6[29] => inst8[29].DATAIN
I6[30] => inst8[30].DATAIN
I6[31] => inst8[31].DATAIN
S[0] => dc3_8:inst.A[0]
S[1] => dc3_8:inst.A[1]
S[2] => dc3_8:inst.A[2]
I5[0] => inst7[0].DATAIN
I5[1] => inst7[1].DATAIN
I5[2] => inst7[2].DATAIN
I5[3] => inst7[3].DATAIN
I5[4] => inst7[4].DATAIN
I5[5] => inst7[5].DATAIN
I5[6] => inst7[6].DATAIN
I5[7] => inst7[7].DATAIN
I5[8] => inst7[8].DATAIN
I5[9] => inst7[9].DATAIN
I5[10] => inst7[10].DATAIN
I5[11] => inst7[11].DATAIN
I5[12] => inst7[12].DATAIN
I5[13] => inst7[13].DATAIN
I5[14] => inst7[14].DATAIN
I5[15] => inst7[15].DATAIN
I5[16] => inst7[16].DATAIN
I5[17] => inst7[17].DATAIN
I5[18] => inst7[18].DATAIN
I5[19] => inst7[19].DATAIN
I5[20] => inst7[20].DATAIN
I5[21] => inst7[21].DATAIN
I5[22] => inst7[22].DATAIN
I5[23] => inst7[23].DATAIN
I5[24] => inst7[24].DATAIN
I5[25] => inst7[25].DATAIN
I5[26] => inst7[26].DATAIN
I5[27] => inst7[27].DATAIN
I5[28] => inst7[28].DATAIN
I5[29] => inst7[29].DATAIN
I5[30] => inst7[30].DATAIN
I5[31] => inst7[31].DATAIN
I4[0] => inst6[0].DATAIN
I4[1] => inst6[1].DATAIN
I4[2] => inst6[2].DATAIN
I4[3] => inst6[3].DATAIN
I4[4] => inst6[4].DATAIN
I4[5] => inst6[5].DATAIN
I4[6] => inst6[6].DATAIN
I4[7] => inst6[7].DATAIN
I4[8] => inst6[8].DATAIN
I4[9] => inst6[9].DATAIN
I4[10] => inst6[10].DATAIN
I4[11] => inst6[11].DATAIN
I4[12] => inst6[12].DATAIN
I4[13] => inst6[13].DATAIN
I4[14] => inst6[14].DATAIN
I4[15] => inst6[15].DATAIN
I4[16] => inst6[16].DATAIN
I4[17] => inst6[17].DATAIN
I4[18] => inst6[18].DATAIN
I4[19] => inst6[19].DATAIN
I4[20] => inst6[20].DATAIN
I4[21] => inst6[21].DATAIN
I4[22] => inst6[22].DATAIN
I4[23] => inst6[23].DATAIN
I4[24] => inst6[24].DATAIN
I4[25] => inst6[25].DATAIN
I4[26] => inst6[26].DATAIN
I4[27] => inst6[27].DATAIN
I4[28] => inst6[28].DATAIN
I4[29] => inst6[29].DATAIN
I4[30] => inst6[30].DATAIN
I4[31] => inst6[31].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN
I3[4] => inst5[4].DATAIN
I3[5] => inst5[5].DATAIN
I3[6] => inst5[6].DATAIN
I3[7] => inst5[7].DATAIN
I3[8] => inst5[8].DATAIN
I3[9] => inst5[9].DATAIN
I3[10] => inst5[10].DATAIN
I3[11] => inst5[11].DATAIN
I3[12] => inst5[12].DATAIN
I3[13] => inst5[13].DATAIN
I3[14] => inst5[14].DATAIN
I3[15] => inst5[15].DATAIN
I3[16] => inst5[16].DATAIN
I3[17] => inst5[17].DATAIN
I3[18] => inst5[18].DATAIN
I3[19] => inst5[19].DATAIN
I3[20] => inst5[20].DATAIN
I3[21] => inst5[21].DATAIN
I3[22] => inst5[22].DATAIN
I3[23] => inst5[23].DATAIN
I3[24] => inst5[24].DATAIN
I3[25] => inst5[25].DATAIN
I3[26] => inst5[26].DATAIN
I3[27] => inst5[27].DATAIN
I3[28] => inst5[28].DATAIN
I3[29] => inst5[29].DATAIN
I3[30] => inst5[30].DATAIN
I3[31] => inst5[31].DATAIN
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
I2[4] => inst4[4].DATAIN
I2[5] => inst4[5].DATAIN
I2[6] => inst4[6].DATAIN
I2[7] => inst4[7].DATAIN
I2[8] => inst4[8].DATAIN
I2[9] => inst4[9].DATAIN
I2[10] => inst4[10].DATAIN
I2[11] => inst4[11].DATAIN
I2[12] => inst4[12].DATAIN
I2[13] => inst4[13].DATAIN
I2[14] => inst4[14].DATAIN
I2[15] => inst4[15].DATAIN
I2[16] => inst4[16].DATAIN
I2[17] => inst4[17].DATAIN
I2[18] => inst4[18].DATAIN
I2[19] => inst4[19].DATAIN
I2[20] => inst4[20].DATAIN
I2[21] => inst4[21].DATAIN
I2[22] => inst4[22].DATAIN
I2[23] => inst4[23].DATAIN
I2[24] => inst4[24].DATAIN
I2[25] => inst4[25].DATAIN
I2[26] => inst4[26].DATAIN
I2[27] => inst4[27].DATAIN
I2[28] => inst4[28].DATAIN
I2[29] => inst4[29].DATAIN
I2[30] => inst4[30].DATAIN
I2[31] => inst4[31].DATAIN
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I1[4] => inst3[4].DATAIN
I1[5] => inst3[5].DATAIN
I1[6] => inst3[6].DATAIN
I1[7] => inst3[7].DATAIN
I1[8] => inst3[8].DATAIN
I1[9] => inst3[9].DATAIN
I1[10] => inst3[10].DATAIN
I1[11] => inst3[11].DATAIN
I1[12] => inst3[12].DATAIN
I1[13] => inst3[13].DATAIN
I1[14] => inst3[14].DATAIN
I1[15] => inst3[15].DATAIN
I1[16] => inst3[16].DATAIN
I1[17] => inst3[17].DATAIN
I1[18] => inst3[18].DATAIN
I1[19] => inst3[19].DATAIN
I1[20] => inst3[20].DATAIN
I1[21] => inst3[21].DATAIN
I1[22] => inst3[22].DATAIN
I1[23] => inst3[23].DATAIN
I1[24] => inst3[24].DATAIN
I1[25] => inst3[25].DATAIN
I1[26] => inst3[26].DATAIN
I1[27] => inst3[27].DATAIN
I1[28] => inst3[28].DATAIN
I1[29] => inst3[29].DATAIN
I1[30] => inst3[30].DATAIN
I1[31] => inst3[31].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I0[4] => inst2[4].DATAIN
I0[5] => inst2[5].DATAIN
I0[6] => inst2[6].DATAIN
I0[7] => inst2[7].DATAIN
I0[8] => inst2[8].DATAIN
I0[9] => inst2[9].DATAIN
I0[10] => inst2[10].DATAIN
I0[11] => inst2[11].DATAIN
I0[12] => inst2[12].DATAIN
I0[13] => inst2[13].DATAIN
I0[14] => inst2[14].DATAIN
I0[15] => inst2[15].DATAIN
I0[16] => inst2[16].DATAIN
I0[17] => inst2[17].DATAIN
I0[18] => inst2[18].DATAIN
I0[19] => inst2[19].DATAIN
I0[20] => inst2[20].DATAIN
I0[21] => inst2[21].DATAIN
I0[22] => inst2[22].DATAIN
I0[23] => inst2[23].DATAIN
I0[24] => inst2[24].DATAIN
I0[25] => inst2[25].DATAIN
I0[26] => inst2[26].DATAIN
I0[27] => inst2[27].DATAIN
I0[28] => inst2[28].DATAIN
I0[29] => inst2[29].DATAIN
I0[30] => inst2[30].DATAIN
I0[31] => inst2[31].DATAIN
I7[0] => inst9[0].DATAIN
I7[1] => inst9[1].DATAIN
I7[2] => inst9[2].DATAIN
I7[3] => inst9[3].DATAIN
I7[4] => inst9[4].DATAIN
I7[5] => inst9[5].DATAIN
I7[6] => inst9[6].DATAIN
I7[7] => inst9[7].DATAIN
I7[8] => inst9[8].DATAIN
I7[9] => inst9[9].DATAIN
I7[10] => inst9[10].DATAIN
I7[11] => inst9[11].DATAIN
I7[12] => inst9[12].DATAIN
I7[13] => inst9[13].DATAIN
I7[14] => inst9[14].DATAIN
I7[15] => inst9[15].DATAIN
I7[16] => inst9[16].DATAIN
I7[17] => inst9[17].DATAIN
I7[18] => inst9[18].DATAIN
I7[19] => inst9[19].DATAIN
I7[20] => inst9[20].DATAIN
I7[21] => inst9[21].DATAIN
I7[22] => inst9[22].DATAIN
I7[23] => inst9[23].DATAIN
I7[24] => inst9[24].DATAIN
I7[25] => inst9[25].DATAIN
I7[26] => inst9[26].DATAIN
I7[27] => inst9[27].DATAIN
I7[28] => inst9[28].DATAIN
I7[29] => inst9[29].DATAIN
I7[30] => inst9[30].DATAIN
I7[31] => inst9[31].DATAIN


|ARP|dbgif:inst1|mx8_32b:inst|dc3_8:inst
D0 <= dc2_4:inst.D0
A[0] => dc2_4:inst.A[0]
A[0] => dc2_4:inst1.A[0]
A[1] => dc2_4:inst.A[1]
A[1] => dc2_4:inst1.A[1]
A[2] => inst2.IN0
A[2] => inst4.IN0
E => inst3.IN1
E => inst4.IN1
D1 <= dc2_4:inst.D1
D2 <= dc2_4:inst.D2
D3 <= dc2_4:inst.D3
D4 <= dc2_4:inst1.D0
D5 <= dc2_4:inst1.D1
D6 <= dc2_4:inst1.D2
D7 <= dc2_4:inst1.D3


|ARP|dbgif:inst1|mx8_32b:inst|dc3_8:inst|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|dbgif:inst1|mx8_32b:inst|dc3_8:inst|dc2_4:inst1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|dbgif:inst1|reg32_ld_clr:inst7
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|dbgif:inst1|reg32_ld_clr:inst7|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|sram_controller:inst2
DBUS[0] <> inst15[0]
DBUS[1] <> inst15[1]
DBUS[2] <> inst15[2]
DBUS[3] <> inst15[3]
DBUS[4] <> inst15[4]
DBUS[5] <> inst15[5]
DBUS[6] <> inst15[6]
DBUS[7] <> inst15[7]
DBUS[8] <> inst15[8]
DBUS[9] <> inst15[9]
DBUS[10] <> inst15[10]
DBUS[11] <> inst15[11]
DBUS[12] <> inst15[12]
DBUS[13] <> inst15[13]
DBUS[14] <> inst15[14]
DBUS[15] <> inst15[15]
DBUS[16] <> inst15[16]
DBUS[17] <> inst15[17]
DBUS[18] <> inst15[18]
DBUS[19] <> inst15[19]
DBUS[20] <> inst15[20]
DBUS[21] <> inst15[21]
DBUS[22] <> inst15[22]
DBUS[23] <> inst15[23]
DBUS[24] <> inst15[24]
DBUS[25] <> inst15[25]
DBUS[26] <> inst15[26]
DBUS[27] <> inst15[27]
DBUS[28] <> inst15[28]
DBUS[29] <> inst15[29]
DBUS[30] <> inst15[30]
DBUS[31] <> inst15[31]
WR => inst9.IN0
ABUS[0] => sram:inst.address[0]
ABUS[1] => sram:inst.address[1]
ABUS[2] => sram:inst.address[2]
ABUS[3] => sram:inst.address[3]
ABUS[4] => sram:inst.address[4]
ABUS[5] => sram:inst.address[5]
ABUS[6] => sram:inst.address[6]
ABUS[7] => sram:inst.address[7]
ABUS[8] => sram:inst.address[8]
ABUS[9] => sram:inst.address[9]
ABUS[10] => sram:inst.address[10]
ABUS[11] => sram:inst.address[11]
ABUS[12] => sram:inst.address[12]
ABUS[13] => ~NO_FANOUT~
ABUS[14] => ~NO_FANOUT~
ABUS[15] => ~NO_FANOUT~
ABUS[16] => ~NO_FANOUT~
ABUS[17] => ~NO_FANOUT~
ABUS[18] => ~NO_FANOUT~
ABUS[19] => ~NO_FANOUT~
ABUS[20] => ~NO_FANOUT~
ABUS[21] => ~NO_FANOUT~
ABUS[22] => ~NO_FANOUT~
ABUS[23] => ~NO_FANOUT~
ABUS[24] => ~NO_FANOUT~
ABUS[25] => ~NO_FANOUT~
ABUS[26] => ~NO_FANOUT~
ABUS[27] => ~NO_FANOUT~
ABUS[28] => ~NO_FANOUT~
ABUS[29] => ~NO_FANOUT~
ABUS[30] => inst3.IN1
ABUS[31] => inst3.IN0
RD => inst6.IN1
CLK => sram:inst.clock
CLK => inst1.CLK
CLK => inst2.CLK
LEN[0] => mx4_4b:inst13.S[0]
LEN[1] => mx4_4b:inst13.S[1]


|ARP|sram_controller:inst2|sram:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena[3] => altsyncram:altsyncram_component.byteena_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|ARP|sram_controller:inst2|sram:inst|altsyncram:altsyncram_component
wren_a => altsyncram_ebs3:auto_generated.wren_a
rden_a => altsyncram_ebs3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ebs3:auto_generated.data_a[0]
data_a[1] => altsyncram_ebs3:auto_generated.data_a[1]
data_a[2] => altsyncram_ebs3:auto_generated.data_a[2]
data_a[3] => altsyncram_ebs3:auto_generated.data_a[3]
data_a[4] => altsyncram_ebs3:auto_generated.data_a[4]
data_a[5] => altsyncram_ebs3:auto_generated.data_a[5]
data_a[6] => altsyncram_ebs3:auto_generated.data_a[6]
data_a[7] => altsyncram_ebs3:auto_generated.data_a[7]
data_a[8] => altsyncram_ebs3:auto_generated.data_a[8]
data_a[9] => altsyncram_ebs3:auto_generated.data_a[9]
data_a[10] => altsyncram_ebs3:auto_generated.data_a[10]
data_a[11] => altsyncram_ebs3:auto_generated.data_a[11]
data_a[12] => altsyncram_ebs3:auto_generated.data_a[12]
data_a[13] => altsyncram_ebs3:auto_generated.data_a[13]
data_a[14] => altsyncram_ebs3:auto_generated.data_a[14]
data_a[15] => altsyncram_ebs3:auto_generated.data_a[15]
data_a[16] => altsyncram_ebs3:auto_generated.data_a[16]
data_a[17] => altsyncram_ebs3:auto_generated.data_a[17]
data_a[18] => altsyncram_ebs3:auto_generated.data_a[18]
data_a[19] => altsyncram_ebs3:auto_generated.data_a[19]
data_a[20] => altsyncram_ebs3:auto_generated.data_a[20]
data_a[21] => altsyncram_ebs3:auto_generated.data_a[21]
data_a[22] => altsyncram_ebs3:auto_generated.data_a[22]
data_a[23] => altsyncram_ebs3:auto_generated.data_a[23]
data_a[24] => altsyncram_ebs3:auto_generated.data_a[24]
data_a[25] => altsyncram_ebs3:auto_generated.data_a[25]
data_a[26] => altsyncram_ebs3:auto_generated.data_a[26]
data_a[27] => altsyncram_ebs3:auto_generated.data_a[27]
data_a[28] => altsyncram_ebs3:auto_generated.data_a[28]
data_a[29] => altsyncram_ebs3:auto_generated.data_a[29]
data_a[30] => altsyncram_ebs3:auto_generated.data_a[30]
data_a[31] => altsyncram_ebs3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ebs3:auto_generated.address_a[0]
address_a[1] => altsyncram_ebs3:auto_generated.address_a[1]
address_a[2] => altsyncram_ebs3:auto_generated.address_a[2]
address_a[3] => altsyncram_ebs3:auto_generated.address_a[3]
address_a[4] => altsyncram_ebs3:auto_generated.address_a[4]
address_a[5] => altsyncram_ebs3:auto_generated.address_a[5]
address_a[6] => altsyncram_ebs3:auto_generated.address_a[6]
address_a[7] => altsyncram_ebs3:auto_generated.address_a[7]
address_a[8] => altsyncram_ebs3:auto_generated.address_a[8]
address_a[9] => altsyncram_ebs3:auto_generated.address_a[9]
address_a[10] => altsyncram_ebs3:auto_generated.address_a[10]
address_a[11] => altsyncram_ebs3:auto_generated.address_a[11]
address_a[12] => altsyncram_ebs3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ebs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ebs3:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ebs3:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ebs3:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ebs3:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ebs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ebs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ebs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ebs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ebs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ebs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ebs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ebs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ebs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ebs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ebs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ebs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ebs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ebs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ebs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ebs3:auto_generated.q_a[15]
q_a[16] <= altsyncram_ebs3:auto_generated.q_a[16]
q_a[17] <= altsyncram_ebs3:auto_generated.q_a[17]
q_a[18] <= altsyncram_ebs3:auto_generated.q_a[18]
q_a[19] <= altsyncram_ebs3:auto_generated.q_a[19]
q_a[20] <= altsyncram_ebs3:auto_generated.q_a[20]
q_a[21] <= altsyncram_ebs3:auto_generated.q_a[21]
q_a[22] <= altsyncram_ebs3:auto_generated.q_a[22]
q_a[23] <= altsyncram_ebs3:auto_generated.q_a[23]
q_a[24] <= altsyncram_ebs3:auto_generated.q_a[24]
q_a[25] <= altsyncram_ebs3:auto_generated.q_a[25]
q_a[26] <= altsyncram_ebs3:auto_generated.q_a[26]
q_a[27] <= altsyncram_ebs3:auto_generated.q_a[27]
q_a[28] <= altsyncram_ebs3:auto_generated.q_a[28]
q_a[29] <= altsyncram_ebs3:auto_generated.q_a[29]
q_a[30] <= altsyncram_ebs3:auto_generated.q_a[30]
q_a[31] <= altsyncram_ebs3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ARP|sram_controller:inst2|sram:inst|altsyncram:altsyncram_component|altsyncram_ebs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ARP|sram_controller:inst2|mx4_4b:inst13
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
I2[0] => inst4[0].DATAIN
I2[1] => inst4[1].DATAIN
I2[2] => inst4[2].DATAIN
I2[3] => inst4[3].DATAIN
S[0] => dc2_4:inst.A[0]
S[1] => dc2_4:inst.A[1]
I1[0] => inst3[0].DATAIN
I1[1] => inst3[1].DATAIN
I1[2] => inst3[2].DATAIN
I1[3] => inst3[3].DATAIN
I0[0] => inst2[0].DATAIN
I0[1] => inst2[1].DATAIN
I0[2] => inst2[2].DATAIN
I0[3] => inst2[3].DATAIN
I3[0] => inst5[0].DATAIN
I3[1] => inst5[1].DATAIN
I3[2] => inst5[2].DATAIN
I3[3] => inst5[3].DATAIN


|ARP|sram_controller:inst2|mx4_4b:inst13|dc2_4:inst
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN1
A[0] => inst5.IN0
A[0] => inst3.IN1
A[1] => inst4.IN0
A[1] => inst2.IN1
A[1] => inst3.IN0
E => inst1.IN2
E => inst.IN2
E => inst2.IN2
E => inst3.IN2
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ARP|ps2_controller:inst4
DBUS[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
DBUS[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
DBUS[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
DBUS[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
DBUS[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
DBUS[5] <= inst5[5].DB_MAX_OUTPUT_PORT_TYPE
DBUS[6] <= inst5[6].DB_MAX_OUTPUT_PORT_TYPE
DBUS[7] <= inst5[7].DB_MAX_OUTPUT_PORT_TYPE
DBUS[8] <= inst5[8].DB_MAX_OUTPUT_PORT_TYPE
DBUS[9] <= inst5[9].DB_MAX_OUTPUT_PORT_TYPE
DBUS[10] <= inst5[10].DB_MAX_OUTPUT_PORT_TYPE
DBUS[11] <= inst5[11].DB_MAX_OUTPUT_PORT_TYPE
DBUS[12] <= inst5[12].DB_MAX_OUTPUT_PORT_TYPE
DBUS[13] <= inst5[13].DB_MAX_OUTPUT_PORT_TYPE
DBUS[14] <= inst5[14].DB_MAX_OUTPUT_PORT_TYPE
DBUS[15] <= inst5[15].DB_MAX_OUTPUT_PORT_TYPE
DBUS[16] <= inst5[16].DB_MAX_OUTPUT_PORT_TYPE
DBUS[17] <= inst5[17].DB_MAX_OUTPUT_PORT_TYPE
DBUS[18] <= inst5[18].DB_MAX_OUTPUT_PORT_TYPE
DBUS[19] <= inst5[19].DB_MAX_OUTPUT_PORT_TYPE
DBUS[20] <= inst5[20].DB_MAX_OUTPUT_PORT_TYPE
DBUS[21] <= inst5[21].DB_MAX_OUTPUT_PORT_TYPE
DBUS[22] <= inst5[22].DB_MAX_OUTPUT_PORT_TYPE
DBUS[23] <= inst5[23].DB_MAX_OUTPUT_PORT_TYPE
DBUS[24] <= inst5[24].DB_MAX_OUTPUT_PORT_TYPE
DBUS[25] <= inst5[25].DB_MAX_OUTPUT_PORT_TYPE
DBUS[26] <= inst5[26].DB_MAX_OUTPUT_PORT_TYPE
DBUS[27] <= inst5[27].DB_MAX_OUTPUT_PORT_TYPE
DBUS[28] <= inst5[28].DB_MAX_OUTPUT_PORT_TYPE
DBUS[29] <= inst5[29].DB_MAX_OUTPUT_PORT_TYPE
DBUS[30] <= inst5[30].DB_MAX_OUTPUT_PORT_TYPE
DBUS[31] <= inst5[31].DB_MAX_OUTPUT_PORT_TYPE
CLK => reg32d2:inst2.CLK
CLK => inst4.CLK
CLK => inst3.CLK
PS2_KBCLK => reg4_ld_clr_inc:inst10.CLK
PS2_KBCLK => reg11_sh_clr:inst1.CLK
PS2_KBDAT => reg11_sh_clr:inst1.DIN
RD => inst6.IN0
ABUS[0] => ~NO_FANOUT~
ABUS[1] => ~NO_FANOUT~
ABUS[2] => ~NO_FANOUT~
ABUS[3] => ~NO_FANOUT~
ABUS[4] => ~NO_FANOUT~
ABUS[5] => ~NO_FANOUT~
ABUS[6] => ~NO_FANOUT~
ABUS[7] => ~NO_FANOUT~
ABUS[8] => ~NO_FANOUT~
ABUS[9] => ~NO_FANOUT~
ABUS[10] => ~NO_FANOUT~
ABUS[11] => ~NO_FANOUT~
ABUS[12] => ~NO_FANOUT~
ABUS[13] => ~NO_FANOUT~
ABUS[14] => ~NO_FANOUT~
ABUS[15] => ~NO_FANOUT~
ABUS[16] => ~NO_FANOUT~
ABUS[17] => ~NO_FANOUT~
ABUS[18] => ~NO_FANOUT~
ABUS[19] => ~NO_FANOUT~
ABUS[20] => ~NO_FANOUT~
ABUS[21] => ~NO_FANOUT~
ABUS[22] => ~NO_FANOUT~
ABUS[23] => ~NO_FANOUT~
ABUS[24] => ~NO_FANOUT~
ABUS[25] => ~NO_FANOUT~
ABUS[26] => ~NO_FANOUT~
ABUS[27] => ~NO_FANOUT~
ABUS[28] => ~NO_FANOUT~
ABUS[29] => ~NO_FANOUT~
ABUS[30] => inst6.IN1
ABUS[31] => inst7.IN0
WR => ~NO_FANOUT~


|ARP|ps2_controller:inst4|reg32d2:inst2
DOUT[0] <= reg16d:inst2.DOUT[0]
DOUT[1] <= reg16d:inst2.DOUT[1]
DOUT[2] <= reg16d:inst2.DOUT[2]
DOUT[3] <= reg16d:inst2.DOUT[3]
DOUT[4] <= reg16d:inst2.DOUT[4]
DOUT[5] <= reg16d:inst2.DOUT[5]
DOUT[6] <= reg16d:inst2.DOUT[6]
DOUT[7] <= reg16d:inst2.DOUT[7]
DOUT[8] <= reg16d:inst2.DOUT[8]
DOUT[9] <= reg16d:inst2.DOUT[9]
DOUT[10] <= reg16d:inst2.DOUT[10]
DOUT[11] <= reg16d:inst2.DOUT[11]
DOUT[12] <= reg16d:inst2.DOUT[12]
DOUT[13] <= reg16d:inst2.DOUT[13]
DOUT[14] <= reg16d:inst2.DOUT[14]
DOUT[15] <= reg16d:inst2.DOUT[15]
DOUT[16] <= reg16d:inst3.DOUT[0]
DOUT[17] <= reg16d:inst3.DOUT[1]
DOUT[18] <= reg16d:inst3.DOUT[2]
DOUT[19] <= reg16d:inst3.DOUT[3]
DOUT[20] <= reg16d:inst3.DOUT[4]
DOUT[21] <= reg16d:inst3.DOUT[5]
DOUT[22] <= reg16d:inst3.DOUT[6]
DOUT[23] <= reg16d:inst3.DOUT[7]
DOUT[24] <= reg16d:inst3.DOUT[8]
DOUT[25] <= reg16d:inst3.DOUT[9]
DOUT[26] <= reg16d:inst3.DOUT[10]
DOUT[27] <= reg16d:inst3.DOUT[11]
DOUT[28] <= reg16d:inst3.DOUT[12]
DOUT[29] <= reg16d:inst3.DOUT[13]
DOUT[30] <= reg16d:inst3.DOUT[14]
DOUT[31] <= reg16d:inst3.DOUT[15]
CLK => reg16d:inst2.CLK
CLK => reg16d:inst.CLK
CLK => reg16d:inst3.CLK
CLK => reg16d:inst1.CLK
DIN[0] => reg16d:inst.DIN[0]
DIN[1] => reg16d:inst.DIN[1]
DIN[2] => reg16d:inst.DIN[2]
DIN[3] => reg16d:inst.DIN[3]
DIN[4] => reg16d:inst.DIN[4]
DIN[5] => reg16d:inst.DIN[5]
DIN[6] => reg16d:inst.DIN[6]
DIN[7] => reg16d:inst.DIN[7]
DIN[8] => reg16d:inst.DIN[8]
DIN[9] => reg16d:inst.DIN[9]
DIN[10] => reg16d:inst.DIN[10]
DIN[11] => reg16d:inst.DIN[11]
DIN[12] => reg16d:inst.DIN[12]
DIN[13] => reg16d:inst.DIN[13]
DIN[14] => reg16d:inst.DIN[14]
DIN[15] => reg16d:inst.DIN[15]
DIN[16] => reg16d:inst1.DIN[0]
DIN[17] => reg16d:inst1.DIN[1]
DIN[18] => reg16d:inst1.DIN[2]
DIN[19] => reg16d:inst1.DIN[3]
DIN[20] => reg16d:inst1.DIN[4]
DIN[21] => reg16d:inst1.DIN[5]
DIN[22] => reg16d:inst1.DIN[6]
DIN[23] => reg16d:inst1.DIN[7]
DIN[24] => reg16d:inst1.DIN[8]
DIN[25] => reg16d:inst1.DIN[9]
DIN[26] => reg16d:inst1.DIN[10]
DIN[27] => reg16d:inst1.DIN[11]
DIN[28] => reg16d:inst1.DIN[12]
DIN[29] => reg16d:inst1.DIN[13]
DIN[30] => reg16d:inst1.DIN[14]
DIN[31] => reg16d:inst1.DIN[15]


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst2
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst2|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst2|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst3
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst3|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst3|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst1
DOUT[0] <= reg8d:inst.DOUT[0]
DOUT[1] <= reg8d:inst.DOUT[1]
DOUT[2] <= reg8d:inst.DOUT[2]
DOUT[3] <= reg8d:inst.DOUT[3]
DOUT[4] <= reg8d:inst.DOUT[4]
DOUT[5] <= reg8d:inst.DOUT[5]
DOUT[6] <= reg8d:inst.DOUT[6]
DOUT[7] <= reg8d:inst.DOUT[7]
DOUT[8] <= reg8d:inst1.DOUT[0]
DOUT[9] <= reg8d:inst1.DOUT[1]
DOUT[10] <= reg8d:inst1.DOUT[2]
DOUT[11] <= reg8d:inst1.DOUT[3]
DOUT[12] <= reg8d:inst1.DOUT[4]
DOUT[13] <= reg8d:inst1.DOUT[5]
DOUT[14] <= reg8d:inst1.DOUT[6]
DOUT[15] <= reg8d:inst1.DOUT[7]
CLK => reg8d:inst.CLK
CLK => reg8d:inst1.CLK
DIN[0] => reg8d:inst.DIN[0]
DIN[1] => reg8d:inst.DIN[1]
DIN[2] => reg8d:inst.DIN[2]
DIN[3] => reg8d:inst.DIN[3]
DIN[4] => reg8d:inst.DIN[4]
DIN[5] => reg8d:inst.DIN[5]
DIN[6] => reg8d:inst.DIN[6]
DIN[7] => reg8d:inst.DIN[7]
DIN[8] => reg8d:inst1.DIN[0]
DIN[9] => reg8d:inst1.DIN[1]
DIN[10] => reg8d:inst1.DIN[2]
DIN[11] => reg8d:inst1.DIN[3]
DIN[12] => reg8d:inst1.DIN[4]
DIN[13] => reg8d:inst1.DIN[5]
DIN[14] => reg8d:inst1.DIN[6]
DIN[15] => reg8d:inst1.DIN[7]


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst1|reg8d:inst
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32d2:inst2|reg16d:inst1|reg8d:inst1
DOUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst4.CLK
CLK => inst5.CLK
CLK => inst6.CLK
CLK => inst7.CLK
DIN[0] => inst.DATAIN
DIN[1] => inst1.DATAIN
DIN[2] => inst2.DATAIN
DIN[3] => inst3.DATAIN
DIN[4] => inst4.DATAIN
DIN[5] => inst5.DATAIN
DIN[6] => inst6.DATAIN
DIN[7] => inst7.DATAIN


|ARP|ps2_controller:inst4|reg32_ld_clr:inst
DOUT[0] <= reg16_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg16_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg16_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg16_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg16_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg16_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg16_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg16_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg16_ld_clr:inst1.DOUT[8]
DOUT[9] <= reg16_ld_clr:inst1.DOUT[9]
DOUT[10] <= reg16_ld_clr:inst1.DOUT[10]
DOUT[11] <= reg16_ld_clr:inst1.DOUT[11]
DOUT[12] <= reg16_ld_clr:inst1.DOUT[12]
DOUT[13] <= reg16_ld_clr:inst1.DOUT[13]
DOUT[14] <= reg16_ld_clr:inst1.DOUT[14]
DOUT[15] <= reg16_ld_clr:inst1.DOUT[15]
DOUT[16] <= reg16_ld_clr:inst.DOUT[0]
DOUT[17] <= reg16_ld_clr:inst.DOUT[1]
DOUT[18] <= reg16_ld_clr:inst.DOUT[2]
DOUT[19] <= reg16_ld_clr:inst.DOUT[3]
DOUT[20] <= reg16_ld_clr:inst.DOUT[4]
DOUT[21] <= reg16_ld_clr:inst.DOUT[5]
DOUT[22] <= reg16_ld_clr:inst.DOUT[6]
DOUT[23] <= reg16_ld_clr:inst.DOUT[7]
DOUT[24] <= reg16_ld_clr:inst.DOUT[8]
DOUT[25] <= reg16_ld_clr:inst.DOUT[9]
DOUT[26] <= reg16_ld_clr:inst.DOUT[10]
DOUT[27] <= reg16_ld_clr:inst.DOUT[11]
DOUT[28] <= reg16_ld_clr:inst.DOUT[12]
DOUT[29] <= reg16_ld_clr:inst.DOUT[13]
DOUT[30] <= reg16_ld_clr:inst.DOUT[14]
DOUT[31] <= reg16_ld_clr:inst.DOUT[15]
LD => reg16_ld_clr:inst.LD
LD => reg16_ld_clr:inst1.LD
CLK => reg16_ld_clr:inst.CLK
CLK => reg16_ld_clr:inst1.CLK
CLR => reg16_ld_clr:inst.CLR
CLR => reg16_ld_clr:inst1.CLR
DIN[0] => reg16_ld_clr:inst1.DIN[0]
DIN[1] => reg16_ld_clr:inst1.DIN[1]
DIN[2] => reg16_ld_clr:inst1.DIN[2]
DIN[3] => reg16_ld_clr:inst1.DIN[3]
DIN[4] => reg16_ld_clr:inst1.DIN[4]
DIN[5] => reg16_ld_clr:inst1.DIN[5]
DIN[6] => reg16_ld_clr:inst1.DIN[6]
DIN[7] => reg16_ld_clr:inst1.DIN[7]
DIN[8] => reg16_ld_clr:inst1.DIN[8]
DIN[9] => reg16_ld_clr:inst1.DIN[9]
DIN[10] => reg16_ld_clr:inst1.DIN[10]
DIN[11] => reg16_ld_clr:inst1.DIN[11]
DIN[12] => reg16_ld_clr:inst1.DIN[12]
DIN[13] => reg16_ld_clr:inst1.DIN[13]
DIN[14] => reg16_ld_clr:inst1.DIN[14]
DIN[15] => reg16_ld_clr:inst1.DIN[15]
DIN[16] => reg16_ld_clr:inst.DIN[0]
DIN[17] => reg16_ld_clr:inst.DIN[1]
DIN[18] => reg16_ld_clr:inst.DIN[2]
DIN[19] => reg16_ld_clr:inst.DIN[3]
DIN[20] => reg16_ld_clr:inst.DIN[4]
DIN[21] => reg16_ld_clr:inst.DIN[5]
DIN[22] => reg16_ld_clr:inst.DIN[6]
DIN[23] => reg16_ld_clr:inst.DIN[7]
DIN[24] => reg16_ld_clr:inst.DIN[8]
DIN[25] => reg16_ld_clr:inst.DIN[9]
DIN[26] => reg16_ld_clr:inst.DIN[10]
DIN[27] => reg16_ld_clr:inst.DIN[11]
DIN[28] => reg16_ld_clr:inst.DIN[12]
DIN[29] => reg16_ld_clr:inst.DIN[13]
DIN[30] => reg16_ld_clr:inst.DIN[14]
DIN[31] => reg16_ld_clr:inst.DIN[15]


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1
DOUT[0] <= reg8_ld_clr:inst1.DOUT[0]
DOUT[1] <= reg8_ld_clr:inst1.DOUT[1]
DOUT[2] <= reg8_ld_clr:inst1.DOUT[2]
DOUT[3] <= reg8_ld_clr:inst1.DOUT[3]
DOUT[4] <= reg8_ld_clr:inst1.DOUT[4]
DOUT[5] <= reg8_ld_clr:inst1.DOUT[5]
DOUT[6] <= reg8_ld_clr:inst1.DOUT[6]
DOUT[7] <= reg8_ld_clr:inst1.DOUT[7]
DOUT[8] <= reg8_ld_clr:inst.DOUT[0]
DOUT[9] <= reg8_ld_clr:inst.DOUT[1]
DOUT[10] <= reg8_ld_clr:inst.DOUT[2]
DOUT[11] <= reg8_ld_clr:inst.DOUT[3]
DOUT[12] <= reg8_ld_clr:inst.DOUT[4]
DOUT[13] <= reg8_ld_clr:inst.DOUT[5]
DOUT[14] <= reg8_ld_clr:inst.DOUT[6]
DOUT[15] <= reg8_ld_clr:inst.DOUT[7]
LD => reg8_ld_clr:inst1.LD
LD => reg8_ld_clr:inst.LD
CLK => reg8_ld_clr:inst1.CLK
CLK => reg8_ld_clr:inst.CLK
CLR => reg8_ld_clr:inst1.CLR
CLR => reg8_ld_clr:inst.CLR
DIN[0] => reg8_ld_clr:inst1.DIN[0]
DIN[1] => reg8_ld_clr:inst1.DIN[1]
DIN[2] => reg8_ld_clr:inst1.DIN[2]
DIN[3] => reg8_ld_clr:inst1.DIN[3]
DIN[4] => reg8_ld_clr:inst1.DIN[4]
DIN[5] => reg8_ld_clr:inst1.DIN[5]
DIN[6] => reg8_ld_clr:inst1.DIN[6]
DIN[7] => reg8_ld_clr:inst1.DIN[7]
DIN[8] => reg8_ld_clr:inst.DIN[0]
DIN[9] => reg8_ld_clr:inst.DIN[1]
DIN[10] => reg8_ld_clr:inst.DIN[2]
DIN[11] => reg8_ld_clr:inst.DIN[3]
DIN[12] => reg8_ld_clr:inst.DIN[4]
DIN[13] => reg8_ld_clr:inst.DIN[5]
DIN[14] => reg8_ld_clr:inst.DIN[6]
DIN[15] => reg8_ld_clr:inst.DIN[7]


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst
DOUT[0] <= reg1_ld_clr:inst7.DOUT
DOUT[1] <= reg1_ld_clr:inst6.DOUT
DOUT[2] <= reg1_ld_clr:inst5.DOUT
DOUT[3] <= reg1_ld_clr:inst4.DOUT
DOUT[4] <= reg1_ld_clr:inst3.DOUT
DOUT[5] <= reg1_ld_clr:inst2.DOUT
DOUT[6] <= reg1_ld_clr:inst1.DOUT
DOUT[7] <= reg1_ld_clr:inst.DOUT
DIN[0] => reg1_ld_clr:inst7.DIN
DIN[1] => reg1_ld_clr:inst6.DIN
DIN[2] => reg1_ld_clr:inst5.DIN
DIN[3] => reg1_ld_clr:inst4.DIN
DIN[4] => reg1_ld_clr:inst3.DIN
DIN[5] => reg1_ld_clr:inst2.DIN
DIN[6] => reg1_ld_clr:inst1.DIN
DIN[7] => reg1_ld_clr:inst.DIN
LD => reg1_ld_clr:inst.LD
LD => reg1_ld_clr:inst1.LD
LD => reg1_ld_clr:inst2.LD
LD => reg1_ld_clr:inst3.LD
LD => reg1_ld_clr:inst4.LD
LD => reg1_ld_clr:inst5.LD
LD => reg1_ld_clr:inst6.LD
LD => reg1_ld_clr:inst7.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg32_ld_clr:inst|reg16_ld_clr:inst1|reg8_ld_clr:inst|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg4_ld_clr_inc:inst10
DOUT[0] <= reg1_ld_clr_inc:inst9.DOUT
DOUT[1] <= reg1_ld_clr_inc:inst8.DOUT
DOUT[2] <= reg1_ld_clr_inc:inst.DOUT
DOUT[3] <= reg1_ld_clr_inc:inst1.DOUT
DIN[0] => reg1_ld_clr_inc:inst9.DIN
DIN[1] => reg1_ld_clr_inc:inst8.DIN
DIN[2] => reg1_ld_clr_inc:inst.DIN
DIN[3] => reg1_ld_clr_inc:inst1.DIN
LD => reg1_ld_clr_inc:inst1.LD
LD => reg1_ld_clr_inc:inst.LD
LD => reg1_ld_clr_inc:inst8.LD
LD => reg1_ld_clr_inc:inst9.LD
INC => reg1_ld_clr_inc:inst9.INC
CLK => reg1_ld_clr_inc:inst9.CLK
CLK => reg1_ld_clr_inc:inst8.CLK
CLK => reg1_ld_clr_inc:inst.CLK
CLK => reg1_ld_clr_inc:inst1.CLK
CLR => reg1_ld_clr_inc:inst9.CLR
CLR => reg1_ld_clr_inc:inst8.CLR
CLR => reg1_ld_clr_inc:inst.CLR
CLR => reg1_ld_clr_inc:inst1.CLR


|ARP|ps2_controller:inst4|reg4_ld_clr_inc:inst10|reg1_ld_clr_inc:inst1
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|ps2_controller:inst4|reg4_ld_clr_inc:inst10|reg1_ld_clr_inc:inst
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|ps2_controller:inst4|reg4_ld_clr_inc:inst10|reg1_ld_clr_inc:inst8
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|ps2_controller:inst4|reg4_ld_clr_inc:inst10|reg1_ld_clr_inc:inst9
Cout <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst10.IN0
INC => inst15.IN0
INC => inst14.IN1
DIN => inst6.IN0
DIN => inst11.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst.CLK
DOUT <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1
C <= reg1_ld_clr:inst10.DOUT
DOUT[0] <= reg1_ld_clr:inst.DOUT
DOUT[1] <= reg1_ld_clr:inst1.DOUT
DOUT[2] <= reg1_ld_clr:inst2.DOUT
DOUT[3] <= reg1_ld_clr:inst3.DOUT
DOUT[4] <= reg1_ld_clr:inst4.DOUT
DOUT[5] <= reg1_ld_clr:inst5.DOUT
DOUT[6] <= reg1_ld_clr:inst6.DOUT
DOUT[7] <= reg1_ld_clr:inst7.DOUT
DOUT[8] <= reg1_ld_clr:inst8.DOUT
DOUT[9] <= reg1_ld_clr:inst9.DOUT
DOUT[10] <= reg1_ld_clr:inst10.DOUT
DIN => reg1_ld_clr:inst.DIN
SHFT => reg1_ld_clr:inst.LD
SHFT => reg1_ld_clr:inst1.LD
SHFT => reg1_ld_clr:inst2.LD
SHFT => reg1_ld_clr:inst3.LD
SHFT => reg1_ld_clr:inst4.LD
SHFT => reg1_ld_clr:inst5.LD
SHFT => reg1_ld_clr:inst6.LD
SHFT => reg1_ld_clr:inst7.LD
SHFT => reg1_ld_clr:inst8.LD
SHFT => reg1_ld_clr:inst9.LD
SHFT => reg1_ld_clr:inst10.LD
CLK => reg1_ld_clr:inst.CLK
CLK => reg1_ld_clr:inst1.CLK
CLK => reg1_ld_clr:inst2.CLK
CLK => reg1_ld_clr:inst3.CLK
CLK => reg1_ld_clr:inst4.CLK
CLK => reg1_ld_clr:inst5.CLK
CLK => reg1_ld_clr:inst6.CLK
CLK => reg1_ld_clr:inst7.CLK
CLK => reg1_ld_clr:inst8.CLK
CLK => reg1_ld_clr:inst9.CLK
CLK => reg1_ld_clr:inst10.CLK
CLR => reg1_ld_clr:inst.CLR
CLR => reg1_ld_clr:inst1.CLR
CLR => reg1_ld_clr:inst2.CLR
CLR => reg1_ld_clr:inst3.CLR
CLR => reg1_ld_clr:inst4.CLR
CLR => reg1_ld_clr:inst5.CLR
CLR => reg1_ld_clr:inst6.CLR
CLR => reg1_ld_clr:inst7.CLR
CLR => reg1_ld_clr:inst8.CLR
CLR => reg1_ld_clr:inst9.CLR
CLR => reg1_ld_clr:inst10.CLR


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst1
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst2
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst3
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst4
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst5
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst6
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst7
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst8
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst9
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


|ARP|ps2_controller:inst4|reg11_sh_clr:inst1|reg1_ld_clr:inst10
DOUT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst9.IN0
DIN => inst6.IN0
DIN => inst.IN0
LD => inst6.IN1
LD => inst7.IN0
CLK => inst8.CLK


