{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 17:54:38 2016 " "Info: Processing started: Fri Oct 21 17:54:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 288 128 296 304 "clk" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst " "Info: Detected ripple clock \"Divisor:inst4\|inst\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 208 272 128 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst1 " "Info: Detected ripple clock \"Divisor:inst4\|inst1\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst2 " "Info: Detected ripple clock \"Divisor:inst4\|inst2\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst3 " "Info: Detected ripple clock \"Divisor:inst4\|inst3\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst5 " "Info: Detected ripple clock \"Divisor:inst4\|inst5\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst6 " "Info: Detected ripple clock \"Divisor:inst4\|inst6\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst7 " "Info: Detected ripple clock \"Divisor:inst4\|inst7\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst8 " "Info: Detected ripple clock \"Divisor:inst4\|inst8\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst9 " "Info: Detected ripple clock \"Divisor:inst4\|inst9\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst10 " "Info: Detected ripple clock \"Divisor:inst4\|inst10\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst11 " "Info: Detected ripple clock \"Divisor:inst4\|inst11\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst12 " "Info: Detected ripple clock \"Divisor:inst4\|inst12\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst13 " "Info: Detected ripple clock \"Divisor:inst4\|inst13\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst14 " "Info: Detected ripple clock \"Divisor:inst4\|inst14\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst15 " "Info: Detected ripple clock \"Divisor:inst4\|inst15\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register Display:inst2\|Contador:inst3\|inst Display:inst2\|Contador:inst3\|inst2 200.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 200.0 MHz between source register \"Display:inst2\|Contador:inst3\|inst\" and destination register \"Display:inst2\|Contador:inst3\|inst2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display:inst2\|Contador:inst3\|inst 1 REG LC1_F39 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F39; Fanout = 11; REG Node = 'Display:inst2\|Contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.300 ns) 1.500 ns Display:inst2\|Contador:inst3\|inst2 2 REG LC1_F50 10 " "Info: 2: + IC(1.200 ns) + CELL(0.300 ns) = 1.500 ns; Loc. = LC1_F50; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.500 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 20.00 % ) " "Info: Total cell delay = 0.300 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 80.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.500 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.500 ns" { Display:inst2|Contador:inst3|inst {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 1.200ns } { 0.000ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 48.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 48.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 288 128 296 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst4\|inst 2 REG LC1_C3 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C3; Fanout = 2; REG Node = 'Divisor:inst4\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Divisor:inst4|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 208 272 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 6.400 ns Divisor:inst4\|inst1 3 REG LC1_C17 2 " "Info: 3: + IC(2.300 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C17; Fanout = 2; REG Node = 'Divisor:inst4\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst Divisor:inst4|inst1 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst4\|inst2 4 REG LC2_C20 2 " "Info: 4: + IC(1.200 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { Divisor:inst4|inst1 Divisor:inst4|inst2 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns Divisor:inst4\|inst3 5 REG LC1_C20 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst4|inst2 Divisor:inst4|inst3 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.900 ns Divisor:inst4\|inst5 6 REG LC1_C13 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 12.900 ns; Loc. = LC1_C13; Fanout = 2; REG Node = 'Divisor:inst4\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst3 Divisor:inst4|inst5 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.800 ns Divisor:inst4\|inst6 7 REG LC1_C14 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC1_C14; Fanout = 2; REG Node = 'Divisor:inst4\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst5 Divisor:inst4|inst6 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 19.200 ns Divisor:inst4\|inst7 8 REG LC1_C44 2 " "Info: 8: + IC(2.300 ns) + CELL(1.100 ns) = 19.200 ns; Loc. = LC1_C44; Fanout = 2; REG Node = 'Divisor:inst4\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst6 Divisor:inst4|inst7 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.000 ns Divisor:inst4\|inst8 9 REG LC1_C46 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.000 ns; Loc. = LC1_C46; Fanout = 2; REG Node = 'Divisor:inst4\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst7 Divisor:inst4|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 25.000 ns Divisor:inst4\|inst9 10 REG LC1_C33 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 25.000 ns; Loc. = LC1_C33; Fanout = 2; REG Node = 'Divisor:inst4\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst8 Divisor:inst4|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.000 ns Divisor:inst4\|inst10 11 REG LC1_C40 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 28.000 ns; Loc. = LC1_C40; Fanout = 2; REG Node = 'Divisor:inst4\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst9 Divisor:inst4|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.100 ns) 32.600 ns Divisor:inst4\|inst11 12 REG LC2_D44 2 " "Info: 12: + IC(3.500 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC2_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.600 ns" { Divisor:inst4|inst10 Divisor:inst4|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 35.400 ns Divisor:inst4\|inst12 13 REG LC1_D45 2 " "Info: 13: + IC(1.700 ns) + CELL(1.100 ns) = 35.400 ns; Loc. = LC1_D45; Fanout = 2; REG Node = 'Divisor:inst4\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst11 Divisor:inst4|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.400 ns Divisor:inst4\|inst13 14 REG LC1_D33 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.400 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst4\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst12 Divisor:inst4|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.400 ns Divisor:inst4\|inst14 15 REG LC1_D44 2 " "Info: 15: + IC(1.900 ns) + CELL(1.100 ns) = 41.400 ns; Loc. = LC1_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst13 Divisor:inst4|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 44.200 ns Divisor:inst4\|inst15 16 REG LC1_D43 3 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_D43; Fanout = 3; REG Node = 'Divisor:inst4\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst14 Divisor:inst4|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 48.400 ns Display:inst2\|Contador:inst3\|inst2 17 REG LC1_F50 10 " "Info: 17: + IC(4.200 ns) + CELL(0.000 ns) = 48.400 ns; Loc. = LC1_F50; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.200 ns" { Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 35.12 % ) " "Info: Total cell delay = 17.000 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.400 ns ( 64.88 % ) " "Info: Total interconnect delay = 31.400 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 48.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 48.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 288 128 296 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst4\|inst 2 REG LC1_C3 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C3; Fanout = 2; REG Node = 'Divisor:inst4\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Divisor:inst4|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 208 272 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 6.400 ns Divisor:inst4\|inst1 3 REG LC1_C17 2 " "Info: 3: + IC(2.300 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C17; Fanout = 2; REG Node = 'Divisor:inst4\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst Divisor:inst4|inst1 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst4\|inst2 4 REG LC2_C20 2 " "Info: 4: + IC(1.200 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { Divisor:inst4|inst1 Divisor:inst4|inst2 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns Divisor:inst4\|inst3 5 REG LC1_C20 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst4|inst2 Divisor:inst4|inst3 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.900 ns Divisor:inst4\|inst5 6 REG LC1_C13 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 12.900 ns; Loc. = LC1_C13; Fanout = 2; REG Node = 'Divisor:inst4\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst3 Divisor:inst4|inst5 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.800 ns Divisor:inst4\|inst6 7 REG LC1_C14 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC1_C14; Fanout = 2; REG Node = 'Divisor:inst4\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst5 Divisor:inst4|inst6 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 19.200 ns Divisor:inst4\|inst7 8 REG LC1_C44 2 " "Info: 8: + IC(2.300 ns) + CELL(1.100 ns) = 19.200 ns; Loc. = LC1_C44; Fanout = 2; REG Node = 'Divisor:inst4\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst6 Divisor:inst4|inst7 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.000 ns Divisor:inst4\|inst8 9 REG LC1_C46 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.000 ns; Loc. = LC1_C46; Fanout = 2; REG Node = 'Divisor:inst4\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst7 Divisor:inst4|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 25.000 ns Divisor:inst4\|inst9 10 REG LC1_C33 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 25.000 ns; Loc. = LC1_C33; Fanout = 2; REG Node = 'Divisor:inst4\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst8 Divisor:inst4|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.000 ns Divisor:inst4\|inst10 11 REG LC1_C40 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 28.000 ns; Loc. = LC1_C40; Fanout = 2; REG Node = 'Divisor:inst4\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst9 Divisor:inst4|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.100 ns) 32.600 ns Divisor:inst4\|inst11 12 REG LC2_D44 2 " "Info: 12: + IC(3.500 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC2_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.600 ns" { Divisor:inst4|inst10 Divisor:inst4|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 35.400 ns Divisor:inst4\|inst12 13 REG LC1_D45 2 " "Info: 13: + IC(1.700 ns) + CELL(1.100 ns) = 35.400 ns; Loc. = LC1_D45; Fanout = 2; REG Node = 'Divisor:inst4\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst11 Divisor:inst4|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.400 ns Divisor:inst4\|inst13 14 REG LC1_D33 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.400 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst4\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst12 Divisor:inst4|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.400 ns Divisor:inst4\|inst14 15 REG LC1_D44 2 " "Info: 15: + IC(1.900 ns) + CELL(1.100 ns) = 41.400 ns; Loc. = LC1_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst13 Divisor:inst4|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 44.200 ns Divisor:inst4\|inst15 16 REG LC1_D43 3 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_D43; Fanout = 3; REG Node = 'Divisor:inst4\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst14 Divisor:inst4|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 48.400 ns Display:inst2\|Contador:inst3\|inst 17 REG LC1_F39 11 " "Info: 17: + IC(4.200 ns) + CELL(0.000 ns) = 48.400 ns; Loc. = LC1_F39; Fanout = 11; REG Node = 'Display:inst2\|Contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.200 ns" { Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 35.12 % ) " "Info: Total cell delay = 17.000 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.400 ns ( 64.88 % ) " "Info: Total interconnect delay = 31.400 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.500 ns" { Display:inst2|Contador:inst3|inst Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.500 ns" { Display:inst2|Contador:inst3|inst {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 1.200ns } { 0.000ns 0.300ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { Display:inst2|Contador:inst3|inst2 {} } {  } {  } "" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OB Display:inst2\|Contador:inst3\|inst2 78.400 ns register " "Info: tco from clock \"clk\" to destination pin \"OB\" through register \"Display:inst2\|Contador:inst3\|inst2\" is 78.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 48.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 48.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 288 128 296 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst4\|inst 2 REG LC1_C3 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_C3; Fanout = 2; REG Node = 'Divisor:inst4\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Divisor:inst4|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 208 272 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 6.400 ns Divisor:inst4\|inst1 3 REG LC1_C17 2 " "Info: 3: + IC(2.300 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C17; Fanout = 2; REG Node = 'Divisor:inst4\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst Divisor:inst4|inst1 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst4\|inst2 4 REG LC2_C20 2 " "Info: 4: + IC(1.200 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC2_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { Divisor:inst4|inst1 Divisor:inst4|inst2 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 10.000 ns Divisor:inst4\|inst3 5 REG LC1_C20 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 10.000 ns; Loc. = LC1_C20; Fanout = 2; REG Node = 'Divisor:inst4\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst4|inst2 Divisor:inst4|inst3 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.900 ns Divisor:inst4\|inst5 6 REG LC1_C13 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 12.900 ns; Loc. = LC1_C13; Fanout = 2; REG Node = 'Divisor:inst4\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst3 Divisor:inst4|inst5 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.800 ns Divisor:inst4\|inst6 7 REG LC1_C14 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC1_C14; Fanout = 2; REG Node = 'Divisor:inst4\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst5 Divisor:inst4|inst6 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 19.200 ns Divisor:inst4\|inst7 8 REG LC1_C44 2 " "Info: 8: + IC(2.300 ns) + CELL(1.100 ns) = 19.200 ns; Loc. = LC1_C44; Fanout = 2; REG Node = 'Divisor:inst4\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst6 Divisor:inst4|inst7 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 22.000 ns Divisor:inst4\|inst8 9 REG LC1_C46 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 22.000 ns; Loc. = LC1_C46; Fanout = 2; REG Node = 'Divisor:inst4\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst7 Divisor:inst4|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 25.000 ns Divisor:inst4\|inst9 10 REG LC1_C33 2 " "Info: 10: + IC(1.900 ns) + CELL(1.100 ns) = 25.000 ns; Loc. = LC1_C33; Fanout = 2; REG Node = 'Divisor:inst4\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst8 Divisor:inst4|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 28.000 ns Divisor:inst4\|inst10 11 REG LC1_C40 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 28.000 ns; Loc. = LC1_C40; Fanout = 2; REG Node = 'Divisor:inst4\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst9 Divisor:inst4|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.100 ns) 32.600 ns Divisor:inst4\|inst11 12 REG LC2_D44 2 " "Info: 12: + IC(3.500 ns) + CELL(1.100 ns) = 32.600 ns; Loc. = LC2_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.600 ns" { Divisor:inst4|inst10 Divisor:inst4|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 35.400 ns Divisor:inst4\|inst12 13 REG LC1_D45 2 " "Info: 13: + IC(1.700 ns) + CELL(1.100 ns) = 35.400 ns; Loc. = LC1_D45; Fanout = 2; REG Node = 'Divisor:inst4\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst11 Divisor:inst4|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.400 ns Divisor:inst4\|inst13 14 REG LC1_D33 2 " "Info: 14: + IC(1.900 ns) + CELL(1.100 ns) = 38.400 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst4\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst12 Divisor:inst4|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.400 ns Divisor:inst4\|inst14 15 REG LC1_D44 2 " "Info: 15: + IC(1.900 ns) + CELL(1.100 ns) = 41.400 ns; Loc. = LC1_D44; Fanout = 2; REG Node = 'Divisor:inst4\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst13 Divisor:inst4|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 44.200 ns Divisor:inst4\|inst15 16 REG LC1_D43 3 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_D43; Fanout = 3; REG Node = 'Divisor:inst4\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst14 Divisor:inst4|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 48.400 ns Display:inst2\|Contador:inst3\|inst2 17 REG LC1_F50 10 " "Info: 17: + IC(4.200 ns) + CELL(0.000 ns) = 48.400 ns; Loc. = LC1_F50; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.200 ns" { Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 35.12 % ) " "Info: Total cell delay = 17.000 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.400 ns ( 64.88 % ) " "Info: Total interconnect delay = 31.400 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.900 ns + Longest register pin " "Info: + Longest register to pin delay is 28.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display:inst2\|Contador:inst3\|inst2 1 REG LC1_F50 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F50; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.200 ns) 3.200 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|1~3 2 COMB LC8_F28 1 " "Info: 2: + IC(2.000 ns) + CELL(1.200 ns) = 3.200 ns; Loc. = LC8_F28; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|1~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.200 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 88 464 528 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.900 ns) 6.500 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|1~0 3 COMB LC1_F30 1 " "Info: 3: + IC(1.400 ns) + CELL(1.900 ns) = 6.500 ns; Loc. = LC1_F30; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|1~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.300 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 88 464 528 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 10.400 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~2 4 COMB LC2_F27 1 " "Info: 4: + IC(1.700 ns) + CELL(2.200 ns) = 10.400 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 14.400 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~3 5 COMB LC2_F31 7 " "Info: 5: + IC(1.800 ns) + CELL(2.200 ns) = 14.400 ns; Loc. = LC2_F31; Fanout = 7; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.900 ns) 17.500 ns Display:inst2\|7447:inst\|82~0 6 COMB LC3_F33 1 " "Info: 6: + IC(1.200 ns) + CELL(1.900 ns) = 17.500 ns; Loc. = LC3_F33; Fanout = 1; COMB Node = 'Display:inst2\|7447:inst\|82~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 Display:inst2|7447:inst|82~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(8.600 ns) 28.900 ns OB 7 PIN PIN_39 0 " "Info: 7: + IC(2.800 ns) + CELL(8.600 ns) = 28.900 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'OB'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.400 ns" { Display:inst2|7447:inst|82~0 OB } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 48 784 960 64 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.000 ns ( 62.28 % ) " "Info: Total cell delay = 18.000 ns ( 62.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 37.72 % ) " "Info: Total interconnect delay = 10.900 ns ( 37.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "28.900 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 Display:inst2|7447:inst|82~0 OB } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "28.900 ns" { Display:inst2|Contador:inst3|inst2 {} Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 {} Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 {} Display:inst2|7447:inst|82~0 {} OB {} } { 0.000ns 2.000ns 1.400ns 1.700ns 1.800ns 1.200ns 2.800ns } { 0.000ns 1.200ns 1.900ns 2.200ns 2.200ns 1.900ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "48.400 ns" { clk Divisor:inst4|inst Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} Divisor:inst4|inst {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 2.300ns 1.200ns 0.200ns 1.800ns 1.800ns 2.300ns 1.700ns 1.900ns 1.900ns 3.500ns 1.700ns 1.900ns 1.900ns 1.700ns 4.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "28.900 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 Display:inst2|7447:inst|82~0 OB } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "28.900 ns" { Display:inst2|Contador:inst3|inst2 {} Display:inst2|Multiplexador:inst2|74153m:inst3|1~3 {} Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 {} Display:inst2|7447:inst|82~0 {} OB {} } { 0.000ns 2.000ns 1.400ns 1.700ns 1.800ns 1.200ns 2.800ns } { 0.000ns 1.200ns 1.900ns 2.200ns 2.200ns 1.900ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DIP4 OB 45.200 ns Longest " "Info: Longest tpd from source pin \"DIP4\" to destination pin \"OB\" is 45.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns DIP4 1 PIN PIN_111 16 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_111; Fanout = 16; PIN Node = 'DIP4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIP4 } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 96 104 272 112 "DIP4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(1.200 ns) 11.000 ns EXP1:inst\|74185:inst\|41~21 2 COMB LC3_F42 1 " "Info: 2: + IC(6.400 ns) + CELL(1.200 ns) = 11.000 ns; Loc. = LC3_F42; Fanout = 1; COMB Node = 'EXP1:inst\|74185:inst\|41~21'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.600 ns" { DIP4 EXP1:inst|74185:inst|41~21 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 12.900 ns EXP1:inst\|74185:inst\|41~14 3 COMB LC4_F42 1 " "Info: 3: + IC(0.000 ns) + CELL(1.900 ns) = 12.900 ns; Loc. = LC4_F42; Fanout = 1; COMB Node = 'EXP1:inst\|74185:inst\|41~14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { EXP1:inst|74185:inst|41~21 EXP1:inst|74185:inst|41~14 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 15.100 ns EXP1:inst\|74185:inst\|41~4 4 COMB LC2_F42 10 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 15.100 ns; Loc. = LC2_F42; Fanout = 10; COMB Node = 'EXP1:inst\|74185:inst\|41~4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.200 ns" { EXP1:inst|74185:inst|41~14 EXP1:inst|74185:inst|41~4 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 19.100 ns EXP1:inst\|74185:inst1\|22~0 5 COMB LC7_F37 2 " "Info: 5: + IC(1.800 ns) + CELL(2.200 ns) = 19.100 ns; Loc. = LC7_F37; Fanout = 2; COMB Node = 'EXP1:inst\|74185:inst1\|22~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { EXP1:inst|74185:inst|41~4 EXP1:inst|74185:inst1|22~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1712 800 864 1816 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 22.800 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|1~0 6 COMB LC1_F30 1 " "Info: 6: + IC(1.800 ns) + CELL(1.900 ns) = 22.800 ns; Loc. = LC1_F30; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|1~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { EXP1:inst|74185:inst1|22~0 Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 88 464 528 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 26.700 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~2 7 COMB LC2_F27 1 " "Info: 7: + IC(1.700 ns) + CELL(2.200 ns) = 26.700 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 30.700 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~3 8 COMB LC2_F31 7 " "Info: 8: + IC(1.800 ns) + CELL(2.200 ns) = 30.700 ns; Loc. = LC2_F31; Fanout = 7; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|9~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.900 ns) 33.800 ns Display:inst2\|7447:inst\|82~0 9 COMB LC3_F33 1 " "Info: 9: + IC(1.200 ns) + CELL(1.900 ns) = 33.800 ns; Loc. = LC3_F33; Fanout = 1; COMB Node = 'Display:inst2\|7447:inst\|82~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 Display:inst2|7447:inst|82~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(8.600 ns) 45.200 ns OB 10 PIN PIN_39 0 " "Info: 10: + IC(2.800 ns) + CELL(8.600 ns) = 45.200 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'OB'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.400 ns" { Display:inst2|7447:inst|82~0 OB } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/PRINCIPAL.bdf" { { 48 784 960 64 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.500 ns ( 60.84 % ) " "Info: Total cell delay = 27.500 ns ( 60.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.700 ns ( 39.16 % ) " "Info: Total interconnect delay = 17.700 ns ( 39.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "45.200 ns" { DIP4 EXP1:inst|74185:inst|41~21 EXP1:inst|74185:inst|41~14 EXP1:inst|74185:inst|41~4 EXP1:inst|74185:inst1|22~0 Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 Display:inst2|7447:inst|82~0 OB } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "45.200 ns" { DIP4 {} DIP4~out {} EXP1:inst|74185:inst|41~21 {} EXP1:inst|74185:inst|41~14 {} EXP1:inst|74185:inst|41~4 {} EXP1:inst|74185:inst1|22~0 {} Display:inst2|Multiplexador:inst2|74153m:inst2|1~0 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~2 {} Display:inst2|Multiplexador:inst2|74153m:inst2|9~3 {} Display:inst2|7447:inst|82~0 {} OB {} } { 0.000ns 0.000ns 6.400ns 0.000ns 0.200ns 1.800ns 1.800ns 1.700ns 1.800ns 1.200ns 2.800ns } { 0.000ns 3.400ns 1.200ns 1.900ns 2.000ns 2.200ns 1.900ns 2.200ns 2.200ns 1.900ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 17:54:39 2016 " "Info: Processing ended: Fri Oct 21 17:54:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
