RESET	clear_crc_init_sel
[1]RESET_2	[1]next_state_reset
RESET_2	clear_crc_init_sel
state_byte	clear_crc_init_sel
state_byte	last_byte
[1]BYPASS	[1]has_data
[1]BYPASS	[1]buffer_full
[1]HALF_WORD	[1]last_byte
[1]HALF_WORD	[1]next_state_byte
[1]next_state_byte	state_byte
reset_chain	clear_crc_init_sel
[1]buffer_full	[1]next_state_byte
BYTE	last_byte
[1]WORD	[1]last_byte
[1]IDLE	[1]next_state_byte
[1]IDLE	state_byte
[1]IDLE	[1]next_state_reset
[1]has_data	[1]next_state_byte
[1]has_data	[1]next_state_reset
last_byte	clear_crc_init_sel
[1]WAIT	[1]next_state_reset
IDLE	clear_crc_init_sel
[1]NO_RESET	state_reset
[1]NO_RESET	[1]next_state_reset
BYTE_1	last_byte
[1]state_full	[1]has_data
[1]state_full	[1]buffer_full
[1]last_byte	[1]buffer_full
[1]last_byte	[1]next_state_reset
[1]rst_n	state_reset
[1]rst_n	state_byte
size_in	last_byte
[1]BYTE_1	[1]last_byte
[1]BYTE_1	[1]next_state_byte
[1]WRITE_2	[1]has_data
[1]WRITE_2	[1]buffer_full
WRITE	clear_crc_init_sel
[1]WRITE	[1]next_state_reset
BYTE_0	last_byte
WORD	last_byte
[1]RESET	[1]next_state_reset
HALF_WORD	last_byte
BYTE_3	last_byte
[1]state_reset	[1]next_state_reset
[1]BYTE	[1]last_byte
[1]BYTE	[1]next_state_byte
[1]state_byte	[1]last_byte
[1]state_byte	[1]next_state_byte
[1]state_byte	[1]next_state_reset
[1]size_in	[1]last_byte
[1]size_in	[1]next_state_byte
[1]next_state_reset	state_reset
state_reset	clear_crc_init_sel
[1]BYTE_3	[1]last_byte
[1]BYTE_3	[1]next_state_byte
[1]BYTE_2	[1]next_state_byte
[1]write	[1]next_state_byte
[1]write	[1]next_state_reset
[1]BYTE_0	[1]last_byte
[1]BYTE_0	[1]next_state_byte
NO_RESET	clear_crc_init_sel
[1]reset_chain	[1]next_state_reset