{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:56:04 2017 " "Info: Processing started: Mon Dec 11 14:56:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(239) " "Warning (10268): Verilog HDL information at test.v(239): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 239 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 13 13 " "Info: Found 13 design units, including 13 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LEDlit " "Info: Found entity 2: LEDlit" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 frameStatus " "Info: Found entity 3: frameStatus" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 previousFrame " "Info: Found entity 4: previousFrame" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 record " "Info: Found entity 5: record" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 holdData " "Info: Found entity 6: holdData" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Info: Found entity 7: counter" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 inputBuffer " "Info: Found entity 8: inputBuffer" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 decoder " "Info: Found entity 9: decoder" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Dflip " "Info: Found entity 10: Dflip" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 191 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 DflipR " "Info: Found entity 11: DflipR" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ALU " "Info: Found entity 12: ALU" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 213 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 clkScale " "Info: Found entity 13: clkScale" {  } { { "test.v" "" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 229 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkScale clkScale:C1 " "Info: Elaborating entity \"clkScale\" for hierarchy \"clkScale:C1\"" {  } { { "test.v" "C1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputBuffer inputBuffer:I1 " "Info: Elaborating entity \"inputBuffer\" for hierarchy \"inputBuffer:I1\"" {  } { { "test.v" "I1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflip inputBuffer:I1\|Dflip:D1 " "Info: Elaborating entity \"Dflip\" for hierarchy \"inputBuffer:I1\|Dflip:D1\"" {  } { { "test.v" "D1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D1 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:D1\"" {  } { { "test.v" "D1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "record record:R1 " "Info: Elaborating entity \"record\" for hierarchy \"record:R1\"" {  } { { "test.v" "R1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter record:R1\|counter:C1 " "Info: Elaborating entity \"counter\" for hierarchy \"record:R1\|counter:C1\"" {  } { { "test.v" "C1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holdData record:R1\|holdData:H1 " "Info: Elaborating entity \"holdData\" for hierarchy \"record:R1\|holdData:H1\"" {  } { { "test.v" "H1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameStatus frameStatus:F1 " "Info: Elaborating entity \"frameStatus\" for hierarchy \"frameStatus:F1\"" {  } { { "test.v" "F1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "previousFrame frameStatus:F1\|previousFrame:P1 " "Info: Elaborating entity \"previousFrame\" for hierarchy \"frameStatus:F1\|previousFrame:P1\"" {  } { { "test.v" "P1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDlit LEDlit:L1 " "Info: Elaborating entity \"LEDlit\" for hierarchy \"LEDlit:L1\"" {  } { { "test.v" "L1" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "record:R1\|counter:C1\|cnt\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"record:R1\|counter:C1\|cnt\[0\]~0\"" {  } { { "test.v" "cnt\[0\]~0" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 154 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clkScale:C1\|cnt\[0\]~0 7 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: \"clkScale:C1\|cnt\[0\]~0\"" {  } { { "test.v" "cnt\[0\]~0" { Text "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.v" 239 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "record:R1\|counter:C1\|lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"record:R1\|counter:C1\|lpm_counter:cnt_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "record:R1\|counter:C1\|lpm_counter:cnt_rtl_0 " "Info: Instantiated megafunction \"record:R1\|counter:C1\|lpm_counter:cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clkScale:C1\|lpm_counter:cnt_rtl_1 " "Info: Elaborated megafunction instantiation \"clkScale:C1\|lpm_counter:cnt_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkScale:C1\|lpm_counter:cnt_rtl_1 " "Info: Instantiated megafunction \"clkScale:C1\|lpm_counter:cnt_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clkin " "Info: Promoted clock signal driven by pin \"clkin\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "47 " "Info: Implemented 47 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "10 " "Info: Implemented 10 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.map.smsg " "Info: Generated suppressed messages file C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Test/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:56:05 2017 " "Info: Processing ended: Mon Dec 11 14:56:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
