// Seed: 3011070337
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2,
    input  logic id_3,
    input  tri1  id_4,
    output tri   id_5
);
  bit id_7, id_8;
  bit id_9;
  reg id_10;
  always_latch id_1 <= id_2;
  initial @(posedge 1 or 1 == id_10) id_9 <= id_7;
  assign id_5 = -1;
  always if (id_10) if (id_10 - id_9) @(negedge id_9 - id_3) id_8 <= id_10;
  assign id_7 = 1;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12, id_13, id_14;
  always id_0 <= id_3;
endmodule
