entity mux2to1 is
	port(input: in std_logic_vector(1 downto 0); select_input: in std_logic_vector(1 downto 0); output: out std_logic);
end mux2to1;

architecture func of mux2to1 is
	begin
		with select_input select
						 input(1) when "11",
						 input(0) when others;
end func;