#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x563b5ee90e50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563b5ee93290 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -11;
P_0x563b5eec1190 .param/str "RAM_INIT_FILE" 0 3 5, "./test/2-bin/3-other_testcases/sra_3.hex.txt";
P_0x563b5eec11d0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000010011100010000>;
v0x563b5eeec310_0 .net "active", 0 0, v0x563b5eee6f50_0;  1 drivers
v0x563b5eeec3d0_0 .net "address", 31 0, v0x563b5eee8b30_0;  1 drivers
v0x563b5eeec490_0 .net "byte_en", 3 0, v0x563b5eeea8b0_0;  1 drivers
v0x563b5eeec530_0 .var "check_read", 0 0;
v0x563b5eeec5f0_0 .var "check_write", 0 0;
v0x563b5eeec700_0 .var "clk", 0 0;
v0x563b5eeec7a0_0 .net "r_data", 31 0, v0x563b5eeebe00_0;  1 drivers
v0x563b5eeec860_0 .net "read_cpu", 0 0, v0x563b5eee8e10_0;  1 drivers
v0x563b5eeec950_0 .var "read_ram", 0 0;
v0x563b5eeec9f0_0 .net "reg_output", 31 0, v0x563b5eee6580_0;  1 drivers
v0x563b5eeeca90_0 .var "reset", 0 0;
v0x563b5eeecb30_0 .net "w_data", 31 0, v0x563b5eeeb010_0;  1 drivers
v0x563b5eeecbf0_0 .var "wait_r_i", 0 0;
v0x563b5eeecc90_0 .net "wait_r_o", 0 0, L_0x563b5ee9b210;  1 drivers
v0x563b5eeecd30_0 .net "write_cpu", 0 0, v0x563b5eee8d50_0;  1 drivers
v0x563b5eeece20_0 .var "write_ram", 0 0;
S_0x563b5eec1cd0 .scope module, "cpuInst" "mips_cpu_bus" 3 40, 4 1 0, S_0x563b5ee93290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x563b5eefdc70 .functor BUFT 4, v0x563b5eeea8b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x563b5eefdd30 .functor BUFT 32, v0x563b5eeeb010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563b5eeea6e0_0 .net "active", 0 0, v0x563b5eee6f50_0;  alias, 1 drivers
v0x563b5eeea7f0_0 .net "address", 31 0, v0x563b5eee8b30_0;  alias, 1 drivers
v0x563b5eeea8b0_0 .var "byteenable", 3 0;
v0x563b5eeea980_0 .net "clk", 0 0, v0x563b5eeec700_0;  1 drivers
v0x563b5eeeaa20_0 .var "is_active", 0 0;
v0x563b5eeeab30_0 .var "is_reset", 0 0;
v0x563b5eeeabf0_0 .net "read", 0 0, v0x563b5eee8e10_0;  alias, 1 drivers
v0x563b5eeeac90_0 .net "readdata", 31 0, v0x563b5eeebe00_0;  alias, 1 drivers
v0x563b5eeead60_0 .net "register_v0", 31 0, v0x563b5eee6580_0;  alias, 1 drivers
v0x563b5eeeae00_0 .net "reset", 0 0, v0x563b5eeeca90_0;  1 drivers
v0x563b5eeeaea0_0 .net "waitrequest", 0 0, L_0x563b5ee9b210;  alias, 1 drivers
v0x563b5eeeaf40_0 .net "write", 0 0, v0x563b5eee8d50_0;  alias, 1 drivers
v0x563b5eeeb010_0 .var "writedata", 31 0;
S_0x563b5eec9b40 .scope module, "cpuCU" "ControlUnit" 4 19, 5 1 0, S_0x563b5eec1cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OPCODE";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "RAMreadReq";
    .port_info 5 /OUTPUT 1 "ACTIVE";
    .port_info 6 /OUTPUT 1 "HALT";
    .port_info 7 /OUTPUT 1 "STALL";
    .port_info 8 /OUTPUT 32 "PCOffset";
    .port_info 9 /OUTPUT 1 "updatePC";
    .port_info 10 /INPUT 32 "RAMDATA";
    .port_info 11 /OUTPUT 32 "RAMADDR";
    .port_info 12 /OUTPUT 1 "RAMWRITE";
    .port_info 13 /OUTPUT 32 "RAMOUT";
    .port_info 14 /OUTPUT 5 "Rs";
    .port_info 15 /OUTPUT 5 "Rt";
    .port_info 16 /OUTPUT 5 "Rd";
    .port_info 17 /OUTPUT 32 "regv0";
    .port_info 18 /OUTPUT 1 "WENREG";
    .port_info 19 /OUTPUT 32 "RdDATA";
    .port_info 20 /OUTPUT 32 "OP1";
    .port_info 21 /OUTPUT 32 "OP2";
    .port_info 22 /OUTPUT 5 "SHAMT";
    .port_info 23 /INPUT 4 "byteEnable";
    .port_info 24 /INPUT 32 "LSRAMIN";
    .port_info 25 /OUTPUT 32 "LSIW";
    .port_info 26 /OUTPUT 32 "LSRSDATA";
    .port_info 27 /OUTPUT 32 "LSRTDATA";
    .port_info 28 /OUTPUT 32 "LSRAMOUT";
L_0x563b5eec9710 .functor BUFZ 6, v0x563b5eee9ed0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x563b5eeecfc0 .functor BUFZ 32, v0x563b5eee7d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563b5eeed0f0 .functor AND 1, v0x563b5eee8e10_0, v0x563b5eee8d50_0, C4<1>, C4<1>;
L_0x563b5eeed180 .functor AND 1, L_0x563b5ee9b210, L_0x563b5eeed0f0, C4<1>, C4<1>;
L_0x563b5eefd2a0 .functor AND 1, v0x563b5eee97a0_0, L_0x563b5eeed180, C4<1>, C4<1>;
L_0x563b5eefd310 .functor AND 1, v0x563b5eeea130_0, L_0x563b5eeed180, C4<1>, C4<1>;
v0x563b5eee7800_0 .net "ACTIVE", 0 0, v0x563b5eee6f50_0;  alias, 1 drivers
v0x563b5eee78c0_0 .net "CONDITIONMET", 0 0, v0x563b5eedf080_0;  1 drivers
v0x563b5eee7960_0 .net "EQ", 0 0, v0x563b5eee1740_0;  1 drivers
v0x563b5eee7a00_0 .net "EXEC1", 0 0, v0x563b5eee7160_0;  1 drivers
v0x563b5eee7aa0_0 .net "EXEC2", 0 0, v0x563b5eee7200_0;  1 drivers
v0x563b5eee7b90_0 .net "FETCH", 0 0, v0x563b5eee72a0_0;  1 drivers
v0x563b5eee7c30_0 .var "HALT", 0 0;
v0x563b5eee7d20_0 .var "IW", 31 0;
v0x563b5eee7dc0_0 .net "Itype", 0 0, v0x563b5eee1930_0;  1 drivers
v0x563b5eee7ef0_0 .net "Jtype", 0 0, v0x563b5eee19d0_0;  1 drivers
v0x563b5eee7fc0_0 .net "LSIW", 31 0, L_0x563b5eeecfc0;  1 drivers
v0x563b5eee8090_0 .net "LSRAMADDR", 31 0, v0x563b5eee3d90_0;  1 drivers
RS_0x7f3720a2f548 .resolv tri, v0x563b5eee4160_0, L_0x563b5eefdd30;
v0x563b5eee8160_0 .net8 "LSRAMIN", 31 0, RS_0x7f3720a2f548;  2 drivers
v0x563b5eee8230_0 .var "LSRAMOUT", 31 0;
v0x563b5eee8300_0 .var "LSRSDATA", 31 0;
v0x563b5eee83d0_0 .var "LSRTDATA", 31 0;
v0x563b5eee84a0_0 .net "N", 0 0, v0x563b5eee1a90_0;  1 drivers
v0x563b5eee8650_0 .net "NEQ", 0 0, v0x563b5eee1bd0_0;  1 drivers
v0x563b5eee86f0_0 .var "OP1", 31 0;
v0x563b5eee8790_0 .var "OP2", 31 0;
v0x563b5eee8880_0 .net "OPCODE", 5 0, L_0x563b5eec9710;  1 drivers
v0x563b5eee8920_0 .net "P", 0 0, v0x563b5eee1cc0_0;  1 drivers
v0x563b5eee89c0_0 .net "PC", 31 0, v0x563b5eee5190_0;  1 drivers
v0x563b5eee8a60_0 .var "PCOffset", 31 0;
v0x563b5eee8b30_0 .var "RAMADDR", 31 0;
v0x563b5eee8bd0_0 .net "RAMDATA", 31 0, v0x563b5eeebe00_0;  alias, 1 drivers
v0x563b5eee8c70_0 .var "RAMOUT", 31 0;
v0x563b5eee8d50_0 .var "RAMWRITE", 0 0;
v0x563b5eee8e10_0 .var "RAMreadReq", 0 0;
v0x563b5eee8ed0_0 .net "RESET", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eee8f70_0 .net "RESULT", 31 0, v0x563b5eee1000_0;  1 drivers
v0x563b5eee9060_0 .var "Rd", 4 0;
v0x563b5eee9130_0 .net "RdDATA", 31 0, v0x563b5eee4930_0;  1 drivers
v0x563b5eee9200_0 .var "Rs", 4 0;
v0x563b5eee92d0_0 .net "RsDATA", 31 0, v0x563b5eee6070_0;  1 drivers
v0x563b5eee93a0_0 .var "Rt", 4 0;
v0x563b5eee9470_0 .net "RtDATA", 31 0, v0x563b5eee6280_0;  1 drivers
v0x563b5eee9540_0 .net "Rtype", 0 0, v0x563b5eee1db0_0;  1 drivers
v0x563b5eee9610_0 .var "SHAMT", 4 0;
v0x563b5eee9700_0 .var "STALL", 0 0;
v0x563b5eee97a0_0 .var "WENREG", 0 0;
v0x563b5eee9860_0 .net "Z", 0 0, v0x563b5eee1e70_0;  1 drivers
v0x563b5eee9900_0 .net *"_ivl_5", 0 0, L_0x563b5eeed0f0;  1 drivers
RS_0x7f3720a2f458 .resolv tri, v0x563b5eee3940_0, L_0x563b5eefdc70;
v0x563b5eee99c0_0 .net8 "byteEnable", 3 0, RS_0x7f3720a2f458;  2 drivers
v0x563b5eee9a80_0 .net "clock", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eee9b20_0 .net "isArith", 0 0, v0x563b5eee1ff0_0;  1 drivers
v0x563b5eee9bf0_0 .net "isBranch", 0 0, v0x563b5eee20b0_0;  1 drivers
v0x563b5eee9cc0_0 .net "isLink", 0 0, v0x563b5eee2170_0;  1 drivers
v0x563b5eee9d90_0 .var "isLoad", 0 0;
v0x563b5eee9e30_0 .var "isStore", 0 0;
v0x563b5eee9ed0_0 .var "op_code", 5 0;
v0x563b5eee9f70_0 .var "regData", 31 0;
v0x563b5eeea060_0 .net "regv0", 31 0, v0x563b5eee6580_0;  alias, 1 drivers
v0x563b5eeea130_0 .var "updatePC", 0 0;
v0x563b5eeea1d0_0 .net "waitreqflag", 0 0, L_0x563b5eeed180;  1 drivers
v0x563b5eeea2a0_0 .net "waitrequest", 0 0, L_0x563b5ee9b210;  alias, 1 drivers
E_0x563b5ee09c70/0 .event anyedge, v0x563b5eee72a0_0, v0x563b5eee5190_0, v0x563b5eee3a10_0, v0x563b5eee8bd0_0;
E_0x563b5ee09c70/1 .event anyedge, v0x563b5eee1db0_0, v0x563b5eee1850_0, v0x563b5eee1930_0, v0x563b5eee9d90_0;
E_0x563b5ee09c70/2 .event anyedge, v0x563b5eee3d90_0, v0x563b5eee19d0_0, v0x563b5eee7200_0, v0x563b5eee6070_0;
E_0x563b5ee09c70/3 .event anyedge, v0x563b5eee6280_0, v0x563b5eee1000_0, v0x563b5eee1ff0_0, v0x563b5eee20b0_0;
E_0x563b5ee09c70/4 .event anyedge, v0x563b5eedf080_0, v0x563b5eee2170_0, v0x563b5eee9e30_0, v0x563b5eee4160_0;
E_0x563b5ee09c70 .event/or E_0x563b5ee09c70/0, E_0x563b5ee09c70/1, E_0x563b5ee09c70/2, E_0x563b5ee09c70/3, E_0x563b5ee09c70/4;
S_0x563b5ee0f740 .scope module, "cpuALU" "ALU_comb" 5 240, 6 189 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pos";
    .port_info 2 /INPUT 1 "neg";
    .port_info 3 /INPUT 1 "eql";
    .port_info 4 /INPUT 1 "neq";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /INPUT 6 "opcode";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 32 "a";
    .port_info 10 /INPUT 32 "b";
    .port_info 11 /OUTPUT 32 "r";
    .port_info 12 /OUTPUT 1 "comp_met";
    .port_info 13 /OUTPUT 32 "HI_o";
    .port_info 14 /OUTPUT 32 "LO_o";
v0x563b5eedfe90_0 .net "HI", 31 0, v0x563b5eec49f0_0;  1 drivers
v0x563b5eedffc0_0 .net "HI_o", 31 0, v0x563b5eedfa60_0;  1 drivers
v0x563b5eee0080_0 .net "LO", 31 0, v0x563b5eec4ca0_0;  1 drivers
v0x563b5eee0170_0 .net "LO_o", 31 0, v0x563b5eedfc20_0;  1 drivers
v0x563b5eee0210_0 .net "RESET", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eee0300_0 .net "a", 31 0, v0x563b5eee86f0_0;  1 drivers
v0x563b5eee03d0_0 .var "alu_in_a", 31 0;
v0x563b5eee04a0_0 .var "alu_in_b", 31 0;
v0x563b5eee0570_0 .var "alu_opcode", 5 0;
v0x563b5eee06d0_0 .net "alu_out", 31 0, v0x563b5eede360_0;  1 drivers
v0x563b5eee0770_0 .net "b", 31 0, v0x563b5eee8790_0;  1 drivers
v0x563b5eee0810_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eee08e0_0 .net "compA", 31 0, v0x563b5eedec10_0;  1 drivers
v0x563b5eee09b0_0 .net "compB", 31 0, v0x563b5eedecd0_0;  1 drivers
v0x563b5eee0a80_0 .net "compOp", 5 0, v0x563b5eedf350_0;  1 drivers
v0x563b5eee0b50_0 .net "comp_met", 0 0, v0x563b5eedf080_0;  alias, 1 drivers
v0x563b5eee0c20_0 .net "eql", 0 0, v0x563b5eee1740_0;  alias, 1 drivers
v0x563b5eee0cf0_0 .net "neg", 0 0, v0x563b5eee1a90_0;  alias, 1 drivers
v0x563b5eee0dc0_0 .net "neq", 0 0, v0x563b5eee1bd0_0;  alias, 1 drivers
v0x563b5eee0e90_0 .net "opcode", 5 0, L_0x563b5eec9710;  alias, 1 drivers
v0x563b5eee0f30_0 .net "pos", 0 0, v0x563b5eee1cc0_0;  alias, 1 drivers
v0x563b5eee1000_0 .var "r", 31 0;
v0x563b5eee10a0_0 .net "shamt", 4 0, v0x563b5eee9610_0;  1 drivers
v0x563b5eee1170_0 .net "zero", 0 0, v0x563b5eee1e70_0;  alias, 1 drivers
E_0x563b5ee08440/0 .event anyedge, v0x563b5eedf430_0, v0x563b5eedf140_0, v0x563b5eedefc0_0, v0x563b5eedf5b0_0;
E_0x563b5ee08440/1 .event anyedge, v0x563b5eedf290_0, v0x563b5eedf350_0, v0x563b5eedec10_0, v0x563b5eedecd0_0;
E_0x563b5ee08440/2 .event anyedge, v0x563b5eedea30_0, v0x563b5eededb0_0, v0x563b5eee0e90_0, v0x563b5eede360_0;
E_0x563b5ee08440 .event/or E_0x563b5ee08440/0, E_0x563b5ee08440/1, E_0x563b5ee08440/2;
S_0x563b5ee0fa40 .scope module, "ALU" "alu_op" 6 215, 6 81 0, S_0x563b5ee0f740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /OUTPUT 32 "r";
    .port_info 6 /OUTPUT 32 "LO";
    .port_info 7 /OUTPUT 32 "HI";
v0x563b5eec49f0_0 .var "HI", 31 0;
v0x563b5eec4ca0_0 .var "LO", 31 0;
v0x563b5eec5220_0 .net "RESET", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eec9840_0 .net "a", 31 0, v0x563b5eee03d0_0;  1 drivers
v0x563b5ee9b330_0 .net "b", 31 0, v0x563b5eee04a0_0;  1 drivers
v0x563b5eeac030_0 .net "opcode", 5 0, v0x563b5eee0570_0;  1 drivers
v0x563b5eead170_0 .var "product", 63 0;
v0x563b5eede360_0 .var "r", 31 0;
v0x563b5eede440_0 .net "shamt", 4 0, v0x563b5eee9610_0;  alias, 1 drivers
E_0x563b5eddd6c0/0 .event anyedge, v0x563b5eec5220_0, v0x563b5eeac030_0, v0x563b5eec9840_0, v0x563b5ee9b330_0;
E_0x563b5eddd6c0/1 .event anyedge, v0x563b5eec4ca0_0, v0x563b5eec49f0_0, v0x563b5eead170_0, v0x563b5eede440_0;
E_0x563b5eddd6c0 .event/or E_0x563b5eddd6c0/0, E_0x563b5eddd6c0/1;
S_0x563b5eede6b0 .scope module, "COMP" "comparator" 6 226, 6 1 0, S_0x563b5ee0f740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "pos";
    .port_info 3 /INPUT 1 "neg";
    .port_info 4 /INPUT 1 "eql";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "neq";
    .port_info 7 /INPUT 32 "r";
    .port_info 8 /OUTPUT 32 "aluA";
    .port_info 9 /OUTPUT 32 "aluB";
    .port_info 10 /OUTPUT 6 "opcode";
    .port_info 11 /OUTPUT 1 "met";
v0x563b5eedea30_0 .net "a", 31 0, v0x563b5eee86f0_0;  alias, 1 drivers
v0x563b5eedeb30_0 .var "acc", 31 0;
v0x563b5eedec10_0 .var "aluA", 31 0;
v0x563b5eedecd0_0 .var "aluB", 31 0;
v0x563b5eededb0_0 .net "b", 31 0, v0x563b5eee8790_0;  alias, 1 drivers
L_0x7f37209e5018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563b5eedeee0_0 .net "c_0", 31 0, L_0x7f37209e5018;  1 drivers
v0x563b5eedefc0_0 .net "eql", 0 0, v0x563b5eee1740_0;  alias, 1 drivers
v0x563b5eedf080_0 .var "met", 0 0;
v0x563b5eedf140_0 .net "neg", 0 0, v0x563b5eee1a90_0;  alias, 1 drivers
v0x563b5eedf290_0 .net "neq", 0 0, v0x563b5eee1bd0_0;  alias, 1 drivers
v0x563b5eedf350_0 .var "opcode", 5 0;
v0x563b5eedf430_0 .net "pos", 0 0, v0x563b5eee1cc0_0;  alias, 1 drivers
v0x563b5eedf4f0_0 .net "r", 31 0, v0x563b5eede360_0;  alias, 1 drivers
v0x563b5eedf5b0_0 .net "zero", 0 0, v0x563b5eee1e70_0;  alias, 1 drivers
E_0x563b5eec9800/0 .event anyedge, v0x563b5eedf430_0, v0x563b5eedea30_0, v0x563b5eedf140_0, v0x563b5eedefc0_0;
E_0x563b5eec9800/1 .event anyedge, v0x563b5eedf290_0, v0x563b5eededb0_0, v0x563b5eede360_0, v0x563b5eedeb30_0;
E_0x563b5eec9800/2 .event anyedge, v0x563b5eedf5b0_0;
E_0x563b5eec9800 .event/or E_0x563b5eec9800/0, E_0x563b5eec9800/1, E_0x563b5eec9800/2;
S_0x563b5eedf7d0 .scope module, "H_L" "HILO" 6 242, 6 65 0, S_0x563b5ee0f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "LO";
    .port_info 2 /INPUT 32 "HI";
    .port_info 3 /OUTPUT 32 "LO_out";
    .port_info 4 /OUTPUT 32 "HI_out";
v0x563b5eedf980_0 .net "HI", 31 0, v0x563b5eec49f0_0;  alias, 1 drivers
v0x563b5eedfa60_0 .var "HI_out", 31 0;
v0x563b5eedfb20_0 .net "LO", 31 0, v0x563b5eec4ca0_0;  alias, 1 drivers
v0x563b5eedfc20_0 .var "LO_out", 31 0;
v0x563b5eedfce0_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
E_0x563b5eec9020 .event posedge, v0x563b5eedfce0_0;
S_0x563b5eee13a0 .scope module, "cpuIR" "IR" 5 222, 7 1 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IW";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "Itype";
    .port_info 3 /OUTPUT 1 "Jtype";
    .port_info 4 /OUTPUT 1 "isArith";
    .port_info 5 /OUTPUT 1 "isBranch";
    .port_info 6 /OUTPUT 1 "P";
    .port_info 7 /OUTPUT 1 "N";
    .port_info 8 /OUTPUT 1 "Z";
    .port_info 9 /OUTPUT 1 "EQ";
    .port_info 10 /OUTPUT 1 "NEQ";
    .port_info 11 /OUTPUT 1 "link";
v0x563b5eee1740_0 .var "EQ", 0 0;
v0x563b5eee1850_0 .net "IW", 31 0, v0x563b5eee7d20_0;  1 drivers
v0x563b5eee1930_0 .var "Itype", 0 0;
v0x563b5eee19d0_0 .var "Jtype", 0 0;
v0x563b5eee1a90_0 .var "N", 0 0;
v0x563b5eee1bd0_0 .var "NEQ", 0 0;
v0x563b5eee1cc0_0 .var "P", 0 0;
v0x563b5eee1db0_0 .var "Rtype", 0 0;
v0x563b5eee1e70_0 .var "Z", 0 0;
v0x563b5eee1f10_0 .var "funccode", 5 0;
v0x563b5eee1ff0_0 .var "isArith", 0 0;
v0x563b5eee20b0_0 .var "isBranch", 0 0;
v0x563b5eee2170_0 .var "link", 0 0;
v0x563b5eee2230_0 .var "opcode", 5 0;
v0x563b5eee2310_0 .var "rt", 4 0;
E_0x563b5eee16d0/0 .event anyedge, v0x563b5eee1850_0, v0x563b5eee2230_0, v0x563b5eee2310_0, v0x563b5eee1db0_0;
E_0x563b5eee16d0/1 .event anyedge, v0x563b5eee1f10_0;
E_0x563b5eee16d0 .event/or E_0x563b5eee16d0/0, E_0x563b5eee16d0/1;
S_0x563b5eee2570 .scope module, "cpuLAS" "loadandstore" 5 287, 8 25 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cycle";
    .port_info 1 /INPUT 32 "reg_s";
    .port_info 2 /INPUT 32 "reg_t";
    .port_info 3 /INPUT 32 "mem_read";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /OUTPUT 4 "byteenable";
    .port_info 6 /OUTPUT 32 "reg_write";
    .port_info 7 /OUTPUT 32 "mem_write";
    .port_info 8 /OUTPUT 1 "reg_enable";
    .port_info 9 /OUTPUT 5 "reg_write_index";
    .port_info 10 /OUTPUT 32 "mem_address";
    .port_info 11 /OUTPUT 1 "write_enable";
    .port_info 12 /OUTPUT 1 "read_enable";
v0x563b5eee3790_0 .net "a_extended_byte", 31 0, L_0x563b5eefd720;  1 drivers
v0x563b5eee3870_0 .net "a_extended_half", 31 0, L_0x563b5eefd950;  1 drivers
v0x563b5eee3940_0 .var "byteenable", 3 0;
v0x563b5eee3a10_0 .net "cycle", 0 0, v0x563b5eee7160_0;  alias, 1 drivers
v0x563b5eee3ad0_0 .net "instruction", 31 0, L_0x563b5eeecfc0;  alias, 1 drivers
v0x563b5eee3c00_0 .net "l_extended_byte", 31 0, L_0x563b5eefd810;  1 drivers
v0x563b5eee3cc0_0 .net "l_extended_half", 31 0, L_0x563b5eefdb30;  1 drivers
v0x563b5eee3d90_0 .var "mem_address", 31 0;
v0x563b5eee3e50_0 .var "mem_byte", 7 0;
v0x563b5eee3fd0_0 .var "mem_half", 15 0;
v0x563b5eee40a0_0 .net "mem_read", 31 0, v0x563b5eee8230_0;  1 drivers
v0x563b5eee4160_0 .var "mem_write", 31 0;
v0x563b5eee4240_0 .net "offset", 15 0, L_0x563b5eefd620;  1 drivers
v0x563b5eee4320_0 .net "opcode1", 2 0, L_0x563b5eefd450;  1 drivers
v0x563b5eee4400_0 .net "opcode2", 2 0, L_0x563b5eefd4f0;  1 drivers
v0x563b5eee44e0_0 .var "read_enable", 0 0;
v0x563b5eee45a0_0 .var "reg_enable", 0 0;
v0x563b5eee4770_0 .net "reg_s", 31 0, v0x563b5eee8300_0;  1 drivers
v0x563b5eee4850_0 .net "reg_t", 31 0, v0x563b5eee83d0_0;  1 drivers
v0x563b5eee4930_0 .var "reg_write", 31 0;
v0x563b5eee4a10_0 .var "reg_write_index", 4 0;
v0x563b5eee4af0_0 .var "u", 0 0;
v0x563b5eee4b90_0 .var "write_enable", 0 0;
E_0x563b5eee2750/0 .event anyedge, v0x563b5eee4320_0, v0x563b5eee3a10_0, v0x563b5eee4770_0, v0x563b5eee4240_0;
E_0x563b5eee2750/1 .event anyedge, v0x563b5eee3ad0_0, v0x563b5eee4400_0, v0x563b5eee40a0_0, v0x563b5eee3d90_0;
E_0x563b5eee2750/2 .event anyedge, v0x563b5eee2bf0_0, v0x563b5eee2cb0_0, v0x563b5eee2d90_0, v0x563b5eee33c0_0;
E_0x563b5eee2750/3 .event anyedge, v0x563b5eee3480_0, v0x563b5eee3560_0, v0x563b5eee4850_0;
E_0x563b5eee2750 .event/or E_0x563b5eee2750/0, E_0x563b5eee2750/1, E_0x563b5eee2750/2, E_0x563b5eee2750/3;
L_0x563b5eefd450 .part L_0x563b5eeecfc0, 29, 3;
L_0x563b5eefd4f0 .part L_0x563b5eeecfc0, 26, 3;
L_0x563b5eefd620 .part L_0x563b5eeecfc0, 0, 16;
S_0x563b5eee2810 .scope module, "b" "extend8" 8 194, 8 1 0, S_0x563b5eee2570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f37209e5060 .functor BUFT 1, C4<111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x563b5eee2a10_0 .net/2u *"_ivl_0", 23 0, L_0x7f37209e5060;  1 drivers
L_0x7f37209e50a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563b5eee2b10_0 .net/2u *"_ivl_4", 23 0, L_0x7f37209e50a8;  1 drivers
v0x563b5eee2bf0_0 .net "a", 7 0, v0x563b5eee3e50_0;  1 drivers
v0x563b5eee2cb0_0 .net "a_extended", 31 0, L_0x563b5eefd720;  alias, 1 drivers
v0x563b5eee2d90_0 .net "l_extended", 31 0, L_0x563b5eefd810;  alias, 1 drivers
v0x563b5eee2ec0_0 .net "u", 0 0, v0x563b5eee4af0_0;  1 drivers
L_0x563b5eefd720 .concat [ 8 24 0 0], v0x563b5eee3e50_0, L_0x7f37209e5060;
L_0x563b5eefd810 .concat [ 8 24 0 0], v0x563b5eee3e50_0, L_0x7f37209e50a8;
S_0x563b5eee3000 .scope module, "h" "extend16" 8 196, 8 13 0, S_0x563b5eee2570;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f37209e50f0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x563b5eee3200_0 .net/2u *"_ivl_0", 15 0, L_0x7f37209e50f0;  1 drivers
L_0x7f37209e5138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563b5eee32e0_0 .net/2u *"_ivl_4", 15 0, L_0x7f37209e5138;  1 drivers
v0x563b5eee33c0_0 .net "a", 15 0, v0x563b5eee3fd0_0;  1 drivers
v0x563b5eee3480_0 .net "a_extended", 31 0, L_0x563b5eefd950;  alias, 1 drivers
v0x563b5eee3560_0 .net "l_extended", 31 0, L_0x563b5eefdb30;  alias, 1 drivers
v0x563b5eee3690_0 .net "u", 0 0, v0x563b5eee4af0_0;  alias, 1 drivers
L_0x563b5eefd950 .concat [ 16 16 0 0], v0x563b5eee3fd0_0, L_0x7f37209e50f0;
L_0x563b5eefdb30 .concat [ 16 16 0 0], v0x563b5eee3fd0_0, L_0x7f37209e5138;
S_0x563b5eee4df0 .scope module, "cpuPC" "pc" 5 275, 9 1 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "HALT";
    .port_info 3 /INPUT 32 "PCOffset";
    .port_info 4 /INPUT 1 "updatePC";
    .port_info 5 /OUTPUT 32 "PC";
v0x563b5eee50b0_0 .net "HALT", 0 0, v0x563b5eee7c30_0;  1 drivers
v0x563b5eee5190_0 .var "PC", 31 0;
v0x563b5eee5270_0 .net "PCOffset", 31 0, v0x563b5eee8a60_0;  1 drivers
v0x563b5eee5330_0 .var "PCdelay", 31 0;
v0x563b5eee5410_0 .net "RESET", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eee5550_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eee5640_0 .net "updatePC", 0 0, L_0x563b5eefd310;  1 drivers
S_0x563b5eee5800 .scope module, "cpuRegFile" "registerfile" 5 259, 10 1 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WENREG";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 5 "Rs";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "RdDATA";
    .port_info 7 /OUTPUT 32 "RsDATA";
    .port_info 8 /OUTPUT 32 "RtDATA";
    .port_info 9 /OUTPUT 32 "register_v0";
v0x563b5eee5d30_0 .net "RESET", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eee5df0_0 .net "Rd", 4 0, v0x563b5eee9060_0;  1 drivers
v0x563b5eee5ed0_0 .net "RdDATA", 31 0, v0x563b5eee9f70_0;  1 drivers
v0x563b5eee5f90_0 .net "Rs", 4 0, v0x563b5eee9200_0;  1 drivers
v0x563b5eee6070_0 .var "RsDATA", 31 0;
v0x563b5eee61a0_0 .net "Rt", 4 0, v0x563b5eee93a0_0;  1 drivers
v0x563b5eee6280_0 .var "RtDATA", 31 0;
v0x563b5eee6360_0 .net "WENREG", 0 0, L_0x563b5eefd2a0;  1 drivers
v0x563b5eee6420_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eee64c0 .array "regFile", 31 0, 31 0;
v0x563b5eee6580_0 .var "register_v0", 31 0;
S_0x563b5eee5a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 22, 10 22 0, S_0x563b5eee5800;
 .timescale 0 0;
v0x563b5eee5c30_0 .var/2s "i", 31 0;
S_0x563b5eee67a0 .scope module, "cpuSM" "statemac" 5 207, 11 1 0, S_0x563b5eec9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "f";
    .port_info 6 /OUTPUT 1 "e1";
    .port_info 7 /OUTPUT 1 "e2";
P_0x563b5eee6930 .param/l "exec1" 0 11 12, C4<011>;
P_0x563b5eee6970 .param/l "exec2" 0 11 12, C4<101>;
P_0x563b5eee69b0 .param/l "fetch" 0 11 12, C4<001>;
P_0x563b5eee69f0 .param/l "halt_state" 0 11 12, C4<000>;
P_0x563b5eee6a30 .param/l "stall_e1" 0 11 12, C4<100>;
P_0x563b5eee6a70 .param/l "stall_e2" 0 11 12, C4<110>;
P_0x563b5eee6ab0 .param/l "stall_f" 0 11 12, C4<010>;
v0x563b5eee6f50_0 .var "active", 0 0;
v0x563b5eee7010_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eee7160_0 .var "e1", 0 0;
v0x563b5eee7200_0 .var "e2", 0 0;
v0x563b5eee72a0_0 .var "f", 0 0;
v0x563b5eee7340_0 .net "halt", 0 0, v0x563b5eee7c30_0;  alias, 1 drivers
v0x563b5eee73e0_0 .net "reset", 0 0, v0x563b5eeeca90_0;  alias, 1 drivers
v0x563b5eee7510_0 .var "state", 2 0;
v0x563b5eee75b0_0 .net "waitrequest", 0 0, L_0x563b5eeed180;  alias, 1 drivers
S_0x563b5eeeb210 .scope module, "ramInst" "RAM_8x_64000000_avalon" 3 29, 12 1 0, S_0x563b5ee93290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 1 "in_waitreq";
    .port_info 8 /OUTPUT 1 "waitreq";
P_0x563b5eeeb410 .param/str "RAM_INIT_FILE" 0 12 14, "./test/2-bin/3-other_testcases/sra_3.hex.txt";
L_0x563b5ee9b210 .functor BUFZ 1, v0x563b5eeecbf0_0, C4<0>, C4<0>, C4<0>;
v0x563b5eeeb920_0 .net "address", 31 0, v0x563b5eee8b30_0;  alias, 1 drivers
v0x563b5eeeba50_0 .net "byte_en", 3 0, v0x563b5eeea8b0_0;  alias, 1 drivers
v0x563b5eeebb10_0 .net "clk", 0 0, v0x563b5eeec700_0;  alias, 1 drivers
v0x563b5eeebbb0_0 .net "in_waitreq", 0 0, v0x563b5eeecbf0_0;  1 drivers
v0x563b5eeebc50 .array "memory", 0 63999999, 7 0;
v0x563b5eeebd40_0 .net "read", 0 0, v0x563b5eeec950_0;  1 drivers
v0x563b5eeebe00_0 .var "read_data", 31 0;
v0x563b5eeebf10_0 .net "waitreq", 0 0, L_0x563b5ee9b210;  alias, 1 drivers
v0x563b5eeec000_0 .net "write", 0 0, v0x563b5eeece20_0;  1 drivers
v0x563b5eeec150_0 .net "write_data", 31 0, v0x563b5eeeb010_0;  alias, 1 drivers
E_0x563b5eee4fd0 .event negedge, v0x563b5eeea2a0_0;
S_0x563b5eeeb670 .scope begin, "$unm_blk_137" "$unm_blk_137" 12 19, 12 19 0, S_0x563b5eeeb210;
 .timescale 0 0;
v0x563b5eeeb820_0 .var/i "i", 31 0;
    .scope S_0x563b5eeeb210;
T_0 ;
    %fork t_1, S_0x563b5eeeb670;
    %jmp t_0;
    .scope S_0x563b5eeeb670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eeeb820_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x563b5eeeb820_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563b5eeeb820_0;
    %store/vec4a v0x563b5eeebc50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563b5eeeb820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563b5eeeb820_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 12 28 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x563b5eeeb410 {0 0 0};
    %vpi_call/w 12 29 "$readmemh", P_0x563b5eeeb410, v0x563b5eeebc50, 33'sb010111111110000000000000000000000 {0 0 0};
    %end;
    .scope S_0x563b5eeeb210;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x563b5eeeb210;
T_1 ;
    %wait E_0x563b5eee4fd0;
    %load/vec4 v0x563b5eeebd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x563b5eeeb920_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563b5eeebc50, 4;
    %load/vec4 v0x563b5eeeb920_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563b5eeebc50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eeeb920_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563b5eeebc50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x563b5eeeb920_0;
    %load/vec4a v0x563b5eeebc50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eeebe00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x563b5eeec000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563b5eeeba50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x563b5eeec150_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x563b5eeeb920_0;
    %store/vec4a v0x563b5eeebc50, 4, 0;
T_1.4 ;
    %load/vec4 v0x563b5eeeba50_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x563b5eeec150_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x563b5eeeb920_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x563b5eeebc50, 4, 0;
T_1.6 ;
    %load/vec4 v0x563b5eeeba50_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x563b5eeec150_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563b5eeeb920_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x563b5eeebc50, 4, 0;
T_1.8 ;
    %load/vec4 v0x563b5eeeba50_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x563b5eeec150_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x563b5eeeb920_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x563b5eeebc50, 4, 0;
T_1.10 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563b5eee67a0;
T_2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563b5eee7510_0, 0, 3;
    %end;
    .thread T_2, $init;
    .scope S_0x563b5eee67a0;
T_3 ;
    %wait E_0x563b5eec9020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee72a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee7160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee7200_0, 0, 1;
    %load/vec4 v0x563b5eee7510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %load/vec4 v0x563b5eee7340_0;
    %pad/u 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x563b5eee7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x563b5eee73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.13 ;
T_3.11 ;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee72a0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x563b5eee73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.17 ;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee7160_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee7200_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.21 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.23 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.25 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee6f50_0, 0, 1;
    %load/vec4 v0x563b5eee75b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x563b5eee7510_0, 0;
T_3.27 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563b5eee13a0;
T_4 ;
    %wait E_0x563b5eee16d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee19d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee20b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee2170_0, 0, 1;
    %load/vec4 v0x563b5eee1850_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x563b5eee2230_0, 0, 6;
    %load/vec4 v0x563b5eee1850_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x563b5eee1f10_0, 0, 6;
    %load/vec4 v0x563b5eee1850_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x563b5eee2310_0, 0, 5;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1db0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee19d0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1930_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1ff0_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 1, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee20b0_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1740_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1cc0_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.12, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1e70_0, 0, 1;
T_4.12 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1e70_0, 0, 1;
T_4.14 ;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.16, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1a90_0, 0, 1;
T_4.16 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee1bd0_0, 0, 1;
T_4.18 ;
    %load/vec4 v0x563b5eee2230_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee1db0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee1f10_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x563b5eee2230_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee2310_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.20, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee2170_0, 0, 1;
T_4.20 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563b5ee0fa40;
T_5 ;
    %wait E_0x563b5eddd6c0;
    %load/vec4 v0x563b5eec5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563b5eeac030_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %jmp T_5.29;
T_5.2 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %add;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.3 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %add;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.4 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %and;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.5 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %and;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.6 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %div;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %mod;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.29;
T_5.7 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %div;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %mod;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.29;
T_5.8 ;
    %load/vec4 v0x563b5eec4ca0_0;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.9 ;
    %load/vec4 v0x563b5eec49f0_0;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.10 ;
    %load/vec4 v0x563b5eec9840_0;
    %pad/u 64;
    %load/vec4 v0x563b5ee9b330_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x563b5eead170_0, 0, 64;
    %load/vec4 v0x563b5eead170_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %load/vec4 v0x563b5eead170_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.29;
T_5.11 ;
    %load/vec4 v0x563b5eec9840_0;
    %pad/u 64;
    %load/vec4 v0x563b5ee9b330_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x563b5eead170_0, 0, 64;
    %load/vec4 v0x563b5eead170_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %load/vec4 v0x563b5eead170_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.29;
T_5.12 ;
    %load/vec4 v0x563b5eec9840_0;
    %store/vec4 v0x563b5eec4ca0_0, 0, 32;
    %jmp T_5.29;
T_5.13 ;
    %load/vec4 v0x563b5eec9840_0;
    %store/vec4 v0x563b5eec49f0_0, 0, 32;
    %jmp T_5.29;
T_5.14 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %or;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.15 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %or;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.16 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5ee9b330_0;
    %shiftl 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.17 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5eede440_0;
    %shiftl 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.18 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5eede440_0;
    %shiftr 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.19 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5ee9b330_0;
    %shiftr 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.20 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5eede440_0;
    %shiftr 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.21 ;
    %load/vec4 v0x563b5eec9840_0;
    %ix/getv 4, v0x563b5ee9b330_0;
    %shiftr 4;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.22 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.23 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.24 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.25 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.26 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %sub;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.27 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %xor;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x563b5eec9840_0;
    %load/vec4 v0x563b5ee9b330_0;
    %xor;
    %store/vec4 v0x563b5eede360_0, 0, 32;
    %jmp T_5.29;
T_5.29 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563b5eede6b0;
T_6 ;
    %wait E_0x563b5eec9800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eedf080_0, 0, 1;
    %load/vec4 v0x563b5eedf430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x563b5eedea30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eedea30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eedf080_0, 0, 1;
T_6.2 ;
T_6.0 ;
    %load/vec4 v0x563b5eedf140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x563b5eedea30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eedf080_0, 0, 1;
T_6.6 ;
T_6.4 ;
    %load/vec4 v0x563b5eedefc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x563b5eedf290_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.8, 9;
    %load/vec4 v0x563b5eedea30_0;
    %store/vec4 v0x563b5eedec10_0, 0, 32;
    %load/vec4 v0x563b5eededb0_0;
    %store/vec4 v0x563b5eedecd0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x563b5eedf350_0, 0, 6;
    %load/vec4 v0x563b5eedf4f0_0;
    %store/vec4 v0x563b5eedeb30_0, 0, 32;
    %load/vec4 v0x563b5eedeb30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eedefc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x563b5eedeb30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eedf290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eedf080_0, 0, 1;
T_6.10 ;
T_6.8 ;
    %load/vec4 v0x563b5eedf5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x563b5eedea30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eedf080_0, 0, 1;
T_6.14 ;
T_6.12 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563b5eedf7d0;
T_7 ;
    %wait E_0x563b5eec9020;
    %load/vec4 v0x563b5eedfb20_0;
    %assign/vec4 v0x563b5eedfc20_0, 0;
    %load/vec4 v0x563b5eedf980_0;
    %assign/vec4 v0x563b5eedfa60_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563b5ee0f740;
T_8 ;
Ewait_0 .event/or E_0x563b5ee08440, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x563b5eee0f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee0cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee0c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee1170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563b5eee0dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x563b5eee0a80_0;
    %store/vec4 v0x563b5eee0570_0, 0, 6;
    %load/vec4 v0x563b5eee08e0_0;
    %store/vec4 v0x563b5eee03d0_0, 0, 32;
    %load/vec4 v0x563b5eee09b0_0;
    %store/vec4 v0x563b5eee04a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563b5eee0300_0;
    %store/vec4 v0x563b5eee03d0_0, 0, 32;
    %load/vec4 v0x563b5eee0770_0;
    %store/vec4 v0x563b5eee04a0_0, 0, 32;
    %load/vec4 v0x563b5eee0e90_0;
    %store/vec4 v0x563b5eee0570_0, 0, 6;
    %load/vec4 v0x563b5eee06d0_0;
    %store/vec4 v0x563b5eee1000_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563b5eee5800;
T_9 ;
    %wait E_0x563b5eec9020;
    %load/vec4 v0x563b5eee5f90_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x563b5eee64c0, 4;
    %assign/vec4 v0x563b5eee6070_0, 0;
    %load/vec4 v0x563b5eee61a0_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x563b5eee64c0, 4;
    %assign/vec4 v0x563b5eee6280_0, 0;
    %load/vec4 v0x563b5eee5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x563b5eee64c0, 4;
    %assign/vec4 v0x563b5eee6580_0, 0;
    %fork t_3, S_0x563b5eee5a30;
    %jmp t_2;
    .scope S_0x563b5eee5a30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee5c30_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x563b5eee5c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563b5eee5c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563b5eee64c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563b5eee5c30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563b5eee5c30_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_0x563b5eee5800;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563b5eee6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x563b5eee5ed0_0;
    %load/vec4 v0x563b5eee5df0_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563b5eee64c0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563b5eee4df0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee5330_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x563b5eee4df0;
T_11 ;
    %wait E_0x563b5eec9020;
    %load/vec4 v0x563b5eee5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563b5eee5190_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563b5eee50b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x563b5eee5190_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x563b5eee5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x563b5eee5270_0;
    %assign/vec4 v0x563b5eee5330_0, 0;
    %load/vec4 v0x563b5eee5190_0;
    %addi 4, 0, 32;
    %load/vec4 v0x563b5eee5330_0;
    %add;
    %assign/vec4 v0x563b5eee5190_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563b5eee2570;
T_12 ;
    %wait E_0x563b5eee2750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee44e0_0, 0, 1;
    %load/vec4 v0x563b5eee4320_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x563b5eee3a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x563b5eee4770_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x563b5eee4240_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x563b5eee3d90_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee44e0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee45a0_0, 0, 1;
    %load/vec4 v0x563b5eee3ad0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x563b5eee4a10_0, 0, 5;
    %load/vec4 v0x563b5eee4400_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.12;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee4af0_0, 0, 1;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.18;
T_12.15 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.18;
T_12.16 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %load/vec4 v0x563b5eee3e50_0;
    %cmpi/e 255, 127, 8;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x563b5eee3790_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x563b5eee3c00_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
T_12.20 ;
    %jmp T_12.12;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee4af0_0, 0, 1;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.26;
T_12.21 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.26;
T_12.22 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.26;
T_12.23 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.26;
T_12.24 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x563b5eee3e50_0, 0, 8;
    %jmp T_12.26;
T_12.26 ;
    %pop/vec4 1;
    %load/vec4 v0x563b5eee3c00_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.12;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee4af0_0, 0, 1;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.30;
T_12.27 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.30;
T_12.28 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.30;
T_12.30 ;
    %pop/vec4 1;
    %load/vec4 v0x563b5eee3fd0_0;
    %cmpi/e 65535, 32767, 16;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x563b5eee3870_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x563b5eee3cc0_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
T_12.32 ;
    %jmp T_12.12;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee4af0_0, 0, 1;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.36;
T_12.33 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.36;
T_12.34 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee3fd0_0, 0, 16;
    %jmp T_12.36;
T_12.36 ;
    %pop/vec4 1;
    %load/vec4 v0x563b5eee3cc0_0;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.42;
T_12.37 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.42;
T_12.38 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.42;
T_12.39 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.42;
T_12.40 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.48;
T_12.43 ;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.48;
T_12.44 ;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.48;
T_12.45 ;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.48;
T_12.46 ;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee40a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %jmp T_12.48;
T_12.48 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563b5eee4320_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b5eee4400_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.49, 8;
    %load/vec4 v0x563b5eee3a10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_12.51, 4;
    %load/vec4 v0x563b5eee4240_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x563b5eee4930_0, 0, 32;
    %load/vec4 v0x563b5eee3ad0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x563b5eee4a10_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee45a0_0, 0, 1;
T_12.51 ;
    %jmp T_12.50;
T_12.49 ;
    %load/vec4 v0x563b5eee4320_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.53, 4;
    %load/vec4 v0x563b5eee3a10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_12.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee4b90_0, 0, 1;
    %load/vec4 v0x563b5eee4770_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x563b5eee4240_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x563b5eee3d90_0, 0, 32;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563b5eee4850_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563b5eee4160_0, 0, 32;
    %load/vec4 v0x563b5eee4400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.57, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.61;
T_12.57 ;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.65, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.67;
T_12.62 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.67;
T_12.63 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.67;
T_12.64 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.67;
T_12.65 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.67;
T_12.67 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.58 ;
    %load/vec4 v0x563b5eee3d90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.68, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.69, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.71;
T_12.68 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.71;
T_12.69 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.71;
T_12.71 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x563b5eee3940_0, 0, 4;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
T_12.55 ;
T_12.53 ;
T_12.50 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563b5eec9b40;
T_13 ;
    %wait E_0x563b5ee09c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eeea130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b5eee8a60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee8d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee8e10_0, 0, 1;
    %load/vec4 v0x563b5eee7b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x563b5eee89c0_0;
    %store/vec4 v0x563b5eee8b30_0, 0, 32;
    %load/vec4 v0x563b5eee89c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee7c30_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee8e10_0, 0, 1;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563b5eee7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee8e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
    %load/vec4 v0x563b5eee8bd0_0;
    %store/vec4 v0x563b5eee7d20_0, 0, 32;
    %load/vec4 v0x563b5eee9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x563b5eee93a0_0, 0, 5;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x563b5eee9200_0, 0, 5;
T_13.6 ;
    %load/vec4 v0x563b5eee7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x563b5eee9200_0, 0, 5;
    %load/vec4 v0x563b5eee9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee8e10_0, 0, 1;
    %load/vec4 v0x563b5eee8090_0;
    %store/vec4 v0x563b5eee8b30_0, 0, 32;
T_13.10 ;
T_13.8 ;
    %load/vec4 v0x563b5eee7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x563b5eee9200_0, 0, 5;
T_13.12 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x563b5eee7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eee8e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eeea130_0, 0, 1;
    %load/vec4 v0x563b5eee9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v0x563b5eee92d0_0;
    %store/vec4 v0x563b5eee86f0_0, 0, 32;
    %load/vec4 v0x563b5eee9470_0;
    %store/vec4 v0x563b5eee8790_0, 0, 32;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x563b5eee9610_0, 0, 5;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x563b5eee9060_0, 0, 5;
    %load/vec4 v0x563b5eee8f70_0;
    %store/vec4 v0x563b5eee9f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
T_13.16 ;
    %load/vec4 v0x563b5eee7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %load/vec4 v0x563b5eee9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %load/vec4 v0x563b5eee92d0_0;
    %store/vec4 v0x563b5eee86f0_0, 0, 32;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x563b5eee8790_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563b5eee9610_0, 0, 5;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x563b5eee9060_0, 0, 5;
    %load/vec4 v0x563b5eee8f70_0;
    %store/vec4 v0x563b5eee9f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
T_13.20 ;
    %load/vec4 v0x563b5eee9bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %load/vec4 v0x563b5eee78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x563b5eee8a60_0, 0, 32;
    %load/vec4 v0x563b5eee9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x563b5eee9060_0, 0, 5;
    %load/vec4 v0x563b5eee89c0_0;
    %store/vec4 v0x563b5eee9f70_0, 0, 32;
T_13.26 ;
T_13.24 ;
T_13.22 ;
    %load/vec4 v0x563b5eee9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.28, 8;
    %load/vec4 v0x563b5eee92d0_0;
    %store/vec4 v0x563b5eee8300_0, 0, 32;
    %load/vec4 v0x563b5eee8bd0_0;
    %store/vec4 v0x563b5eee8230_0, 0, 32;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x563b5eee9060_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
T_13.28 ;
    %load/vec4 v0x563b5eee9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.30, 8;
    %load/vec4 v0x563b5eee92d0_0;
    %store/vec4 v0x563b5eee8300_0, 0, 32;
    %load/vec4 v0x563b5eee9470_0;
    %store/vec4 v0x563b5eee83d0_0, 0, 32;
    %load/vec4 v0x563b5eee8090_0;
    %store/vec4 v0x563b5eee8b30_0, 0, 32;
    %load/vec4 v0x563b5eee8160_0;
    %store/vec4 v0x563b5eee8c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee8d50_0, 0, 1;
T_13.30 ;
T_13.18 ;
    %load/vec4 v0x563b5eee7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.32, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x563b5eee7d20_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x563b5eee8a60_0, 0, 32;
    %load/vec4 v0x563b5eee9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563b5eee97a0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x563b5eee9060_0, 0, 5;
    %load/vec4 v0x563b5eee89c0_0;
    %store/vec4 v0x563b5eee9f70_0, 0, 32;
T_13.34 ;
T_13.32 ;
T_13.14 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563b5eec1cd0;
T_14 ;
    %load/vec4 v0x563b5eeea6e0_0;
    %store/vec4 v0x563b5eeeaa20_0, 0, 1;
    %load/vec4 v0x563b5eeeae00_0;
    %store/vec4 v0x563b5eeeab30_0, 0, 1;
    %load/vec4 v0x563b5eeeab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 4 44 "$display", "CPU : OUT   : Resetting." {0 0 0};
    %vpi_call/w 4 45 "$display", "CPU : OUT   : Fetching (instruction)=%h", v0x563b5eeea7f0_0 {0 0 0};
T_14.0 ;
    %load/vec4 v0x563b5eeeaa20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 4 50 "$display", "CPU : OUT   : %d", v0x563b5eeead60_0 {0 0 0};
T_14.2 ;
    %end;
    .thread T_14;
    .scope S_0x563b5ee93290;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b5eeec700_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x563b5eeec860_0;
    %store/vec4 v0x563b5eeec950_0, 0, 1;
    %load/vec4 v0x563b5eeecd30_0;
    %store/vec4 v0x563b5eeece20_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x563b5eeec700_0;
    %nor/r;
    %store/vec4 v0x563b5eeec700_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x563b5eeec700_0;
    %nor/r;
    %store/vec4 v0x563b5eeec700_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x563b5eec11d0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x563b5ee93290;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b5eeeca90_0, 0;
    %wait E_0x563b5eec9020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563b5eeeca90_0, 0;
    %wait E_0x563b5eec9020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b5eeeca90_0, 0;
    %wait E_0x563b5eec9020;
    %load/vec4 v0x563b5eeec310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 3 84 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_16.1 ;
T_16.2 ;
    %load/vec4 v0x563b5eeec310_0;
    %flag_set/vec4 8;
    %jmp/0xz T_16.3, 8;
    %wait E_0x563b5eec9020;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call/w 3 92 "$display", "TB : finished; running=0" {0 0 0};
    %vpi_call/w 3 93 "$display", "TB : INFO : register_v0=%h", v0x563b5eeec9f0_0 {0 0 0};
    %vpi_call/w 3 95 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x563b5ee93290;
T_17 ;
    %wait E_0x563b5eec9020;
    %load/vec4 v0x563b5eeec860_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563b5eeec530_0, 0;
T_17.0 ;
    %load/vec4 v0x563b5eeec530_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x563b5eeec860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %jmp T_17.5;
T_17.4 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000010, "Read disabled during wait request" {0 0 0};
T_17.5 ;
T_17.2 ;
    %load/vec4 v0x563b5eeec530_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b5eeec530_0, 0;
    %load/vec4 v0x563b5eeec860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %jmp T_17.9;
T_17.8 ;
    %vpi_call/w 3 112 "$fatal", 32'sb00000000000000000000000000000010, "Read not executed after wait request" {0 0 0};
T_17.9 ;
T_17.6 ;
    %load/vec4 v0x563b5eeecd30_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563b5eeec5f0_0, 0;
T_17.10 ;
    %load/vec4 v0x563b5eeec5f0_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x563b5eeecd30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %jmp T_17.15;
T_17.14 ;
    %vpi_call/w 3 120 "$fatal", 32'sb00000000000000000000000000000010, "Write disabled during wait request" {0 0 0};
T_17.15 ;
T_17.12 ;
    %load/vec4 v0x563b5eeec5f0_0;
    %load/vec4 v0x563b5eeecbf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b5eeec5f0_0, 0;
    %load/vec4 v0x563b5eeecd30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.18, 4;
    %jmp T_17.19;
T_17.18 ;
    %vpi_call/w 3 124 "$fatal", 32'sb00000000000000000000000000000010, "Write not executed after wait request" {0 0 0};
T_17.19 ;
T_17.16 ;
    %load/vec4 v0x563b5eeec860_0;
    %load/vec4 v0x563b5eeecd30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %vpi_call/w 3 127 "$fatal", 32'sb00000000000000000000000000000010, "TB : CPU tries to read from RAM while trying to write to it." {0 0 0};
T_17.20 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "test/0-MIPS_tb_RAM/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_ControlUnit.v";
    "rtl/mips_cpu_ALU_comb.v";
    "rtl/mips_cpu_IR.v";
    "rtl/mips_cpu_loadandstore.v";
    "rtl/mips_cpu_PC.v";
    "rtl/mips_cpu_registerfile.v";
    "rtl/mips_cpu_statemac.v";
    "test/0-MIPS_tb_RAM/RAM_8x_64000000_avalon.v";
