$date
	Sun Oct 23 00:16:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#873145
b10000 !
1"
#873146
b10000 &
b10000 %
1$
#873147
0"
#873150
b1000 &
b1000 %
#873154
b100 &
b100 %
#873158
b10 &
b10 %
#873162
b1 &
b1 %
1#
#873166
b0 &
0#
b0 %
0$
#1848209
b1111 !
1"
#1848210
b1111 &
b1111 %
1$
#1848211
0"
#1848214
b101110 &
b101110 %
#1848218
b10111 &
b10111 %
#1848222
b1000110 &
b1000110 %
#1848226
b100011 &
b100011 %
#1848230
b1101010 &
b1101010 %
#1848234
b110101 &
b110101 %
#1848238
b10100000 &
b10100000 %
#1848242
b1010000 &
b1010000 %
#1848246
b101000 &
b101000 %
#1848250
b10100 &
b10100 %
#1848254
b1010 &
b1010 %
#1848258
b101 &
b101 %
#1848262
b10000 &
b10000 %
#1848266
b1000 &
b1000 %
#1848270
b100 &
b100 %
#1848274
b10 &
b10 %
#1848278
b1 &
1#
b1 %
#1848282
b0 &
b0 %
0#
0$
#2850692
b100 !
1"
#2850694
b100 &
b100 %
1$
#2850695
0"
#2850698
b10 &
b10 %
#2850702
b1 &
1#
b1 %
#2850706
b0 &
b0 %
0#
0$
#4500012
