

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Wed Apr 07 15:00:08 +0900 2021

#=== Post-Implementation Resource usage ===
SLICE:          123
LUT:            338
FF:             379
DSP:              3
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    5.692
Timing met
