##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 79.60 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2                    | Frequency: 40.56 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 57.10 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk               | N/A                   | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+007           9987437     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+008           99975348    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          24153       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SAIO_0(0)_PAD:in  23556         Clock_2:R         
SDIO_0(0)_PAD:in  26443         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
LED_G(0)_PAD       24052         Clock_1:R         
LED_R(0)_PAD       24106         Clock_1:R         
MODX_1_TXD(0)_PAD  30976         Clock_2:R         
MODX_2_TXD(0)_PAD  33984         Clock_2:R         
MODX_3_TXD(0)_PAD  32943         Clock_2:R         
SAIO_1(0)_PAD      30218         Clock_2:R         
SDIO_1(0)_PAD      36960         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
KEY_2(0)_PAD        BUZZER(0)_PAD            28546  
LIO_0(0)_PAD        LED_B(0)_PAD             41215  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 79.60 MHz | Target: 0.10 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 9987437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  9987437  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/main_0    macrocell120     6543   9053  9987437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell120        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 40.56 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99975348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19292
-------------------------------------   ----- 
End-of-path arrival time (ps)           19292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell21  12374  13624  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell21   3350  16974  99975348  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2318  19292  99975348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14044
-------------------------------------   ----- 
End-of-path arrival time (ps)           14044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      5920   8405  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  11755  24153  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14044  24153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14044
-------------------------------------   ----- 
End-of-path arrival time (ps)           14044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      5920   8405  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  11755  24153  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14044  24153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 9987437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  9987437  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/main_0    macrocell120     6543   9053  9987437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell120        0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99975348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19292
-------------------------------------   ----- 
End-of-path arrival time (ps)           19292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell21  12374  13624  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell21   3350  16974  99975348  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2318  19292  99975348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14044
-------------------------------------   ----- 
End-of-path arrival time (ps)           14044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      5920   8405  24153  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  11755  24153  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14044  24153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24637p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13559
-------------------------------------   ----- 
End-of-path arrival time (ps)           13559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                               iocell52        2051   2051  24637  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/main_0         macrocell14     5846   7897  24637  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/q              macrocell14     3350  11247  24637  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2313  13559  24637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24885p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13312
-------------------------------------   ----- 
End-of-path arrival time (ps)           13312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell53        2996   2996  24885  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell22     4674   7670  24885  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell22     3350  11020  24885  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292  13312  24885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 29410p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  24885  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_5  macrocell82   5750   8746  29410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 29424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  24885  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_5  macrocell79   5737   8733  29424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 29424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                        iocell53      2996   2996  24885  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_5  macrocell87   5737   8733  29424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_0  macrocell52   5866   8351  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_last\/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                    iocell50      2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_last\/main_0  macrocell58   5866   8351  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  24637  RISE       1
MODIN5_1/main_0   macrocell70   5846   7897  30260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  24637  RISE       1
MODIN5_0/main_0   macrocell71   5846   7897  30260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  24885  RISE       1
MODIN9_1/main_2   macrocell85   4674   7670  30487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  24885  RISE       1
MODIN9_0/main_2   macrocell86   4674   7670  30487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_last\/clock_0
Path slack     : 30487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                    iocell53      2996   2996  24885  RISE       1
\UART_MODX_2:BUART:rx_last\/main_0  macrocell88   4674   7670  30487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_0  macrocell49   5006   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                        iocell50      2485   2485  24153  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_0  macrocell57   5006   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  24153  RISE       1
MODIN1_1/main_0   macrocell55   4994   7479  30677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  24153  RISE       1
MODIN1_0/main_0   macrocell56   4994   7479  30677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 30803p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  24637  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_1  macrocell64   5303   7354  30803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 30803p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                        iocell52      2051   2051  24637  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_1  macrocell72   5303   7354  30803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 30813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  24637  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_1  macrocell67   5293   7344  30813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_last\/clock_0
Path slack     : 30813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                    iocell52      2051   2051  24637  RISE       1
\UART_MODX_0:BUART:rx_last\/main_0  macrocell73   5293   7344  30813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 9987437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  9987437  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/main_0    macrocell120     6543   9053  9987437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 9987437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  9987437  RISE       1
\PWM_LED:PWMUDB:status_0\/main_1        macrocell122     6543   9053  9987437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988765p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10735
-------------------------------------   ----- 
End-of-path arrival time (ps)           10735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell16   2290   2290  9988765  RISE       1
\PWM_LED:PWMUDB:status_2\/main_1          macrocell41      2777   5067  9988765  RISE       1
\PWM_LED:PWMUDB:status_2\/q               macrocell41      3350   8417  9988765  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_2  statusicell11    2318  10735  9988765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell11       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988869p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell16   2290   2290  9988765  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell16   2781   5071  9988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:runmode_enable\/q
Path End       : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:runmode_enable\/q        macrocell119     1250   1250  9989884  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell16   2806   4056  9989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_5750/main_1
Capture Clock  : Net_5750/clock_0
Path slack     : 9990190p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  9987437  RISE       1
Net_5750/main_1                         macrocell124     3790   6300  9990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5750/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:status_0\/q
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7468
-------------------------------------   ---- 
End-of-path arrival time (ps)           7468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:status_0\/q               macrocell122    1250   1250  9992032  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_0  statusicell11   6218   7468  9992032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell11       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:runmode_enable\/q
Path End       : Net_5750/main_0
Capture Clock  : Net_5750/clock_0
Path slack     : 9992463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:runmode_enable\/q  macrocell119   1250   1250  9989884  RISE       1
Net_5750/main_0                    macrocell124   2777   4027  9992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5750/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:runmode_enable\/q
Path End       : Net_6263/main_0
Capture Clock  : Net_6263/clock_0
Path slack     : 9992939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:runmode_enable\/q  macrocell119   1250   1250  9989884  RISE       1
Net_6263/main_0                    macrocell125   2301   3551  9992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6263/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_LED:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_LED:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992939  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/main_0      macrocell119   2341   3551  9992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:runmode_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:prevCompare1\/q
Path End       : \PWM_LED:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:prevCompare1\/q   macrocell120   1250   1250  9992945  RISE       1
\PWM_LED:PWMUDB:status_0\/main_0  macrocell122   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:prevCompare2\/q
Path End       : \PWM_LED:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:status_1\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare2\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:prevCompare2\/q   macrocell121   1250   1250  9992945  RISE       1
\PWM_LED:PWMUDB:status_1\/main_0  macrocell123   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_1\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:status_1\/q
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_1\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_LED:PWMUDB:status_1\/q               macrocell123    1250   1250  9995929  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_1  statusicell11   2321   3571  9995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                      statusicell11       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99975348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19292
-------------------------------------   ----- 
End-of-path arrival time (ps)           19292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell21  12374  13624  99975348  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell21   3350  16974  99975348  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2318  19292  99975348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99976556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell29  11162  12412  99976556  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell29   3350  15762  99976556  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2322  18084  99976556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99978121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16519
-------------------------------------   ----- 
End-of-path arrival time (ps)           16519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell37   9608  10858  99978121  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell37   3350  14208  99978121  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  16519  99978121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99979144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15496
-------------------------------------   ----- 
End-of-path arrival time (ps)           15496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell5    8633   9883  99979144  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell5    3350  13233  99979144  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2264  15496  99979144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99979595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15045
-------------------------------------   ----- 
End-of-path arrival time (ps)           15045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell13   8195   9445  99979595  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell13   3350  12795  99979595  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2250  15045  99979595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99979647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14343
-------------------------------------   ----- 
End-of-path arrival time (ps)           14343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  13093  14343  99979647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99979859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14131
-------------------------------------   ----- 
End-of-path arrival time (ps)           14131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48      1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12  12881  14131  99979859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99980490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13500
-------------------------------------   ----- 
End-of-path arrival time (ps)           13500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48      1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15  12250  13500  99980490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99981364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18136
-------------------------------------   ----- 
End-of-path arrival time (ps)           18136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  99981364  RISE       1
\UART_STIM_1:BUART:rx_status_4\/main_1                 macrocell39      8305  11885  99981364  RISE       1
\UART_STIM_1:BUART:rx_status_4\/q                      macrocell39      3350  15235  99981364  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_4                 statusicell10    2901  18136  99981364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12415
-------------------------------------   ----- 
End-of-path arrival time (ps)           12415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                      macrocell45     1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:counter_load_not\/main_1           macrocell2      4902   6152  99981395  RISE       1
\UART_MODX_1:BUART:counter_load_not\/q                macrocell2      3350   9502  99981395  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2913  12415  99981395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99981467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15023
-------------------------------------   ----- 
End-of-path arrival time (ps)           15023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_1    macrocell94  13773  15023  99981467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99981467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15023
-------------------------------------   ----- 
End-of-path arrival time (ps)           15023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_0  macrocell95  13773  15023  99981467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99981467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15023
-------------------------------------   ----- 
End-of-path arrival time (ps)           15023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_1   macrocell102  13773  15023  99981467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q                      macrocell62     1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:counter_load_not\/main_3           macrocell10     5345   6595  99981542  RISE       1
\UART_MODX_0:BUART:counter_load_not\/q                macrocell10     3350   9945  99981542  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2323  12268  99981542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                      macrocell76     1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:counter_load_not\/main_1           macrocell18     4279   5529  99982016  RISE       1
\UART_MODX_2:BUART:counter_load_not\/q                macrocell18     3350   8879  99982016  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2915  11794  99982016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99982147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14343
-------------------------------------   ----- 
End-of-path arrival time (ps)           14343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_0    macrocell79  13093  14343  99982147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99982147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14343
-------------------------------------   ----- 
End-of-path arrival time (ps)           14343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_0  macrocell80  13093  14343  99982147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99982147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14343
-------------------------------------   ----- 
End-of-path arrival time (ps)           14343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_0    macrocell81  13093  14343  99982147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99982147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14343
-------------------------------------   ----- 
End-of-path arrival time (ps)           14343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_0   macrocell87  13093  14343  99982147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99982486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11504
-------------------------------------   ----- 
End-of-path arrival time (ps)           11504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  10254  11504  99982486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                      macrocell90      1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_0           macrocell26      4069   5319  99982839  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell26      3350   8669  99982839  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2302  10971  99982839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99982866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_0    macrocell82  12374  13624  99982866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99982866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_0  macrocell84  12374  13624  99982866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99983330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16170
-------------------------------------   ----- 
End-of-path arrival time (ps)           16170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  99983330  RISE       1
\UART_MODX_0:BUART:rx_status_4\/main_1                 macrocell15     3652   7232  99983330  RISE       1
\UART_MODX_0:BUART:rx_status_4\/q                      macrocell15     3350  10582  99983330  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_4                 statusicell4    5589  16170  99983330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxSts\/clock
Path slack     : 99983403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16097
-------------------------------------   ----- 
End-of-path arrival time (ps)           16097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99983403  RISE       1
\UART_STIM_1:BUART:tx_status_0\/main_3                 macrocell35      3571   7151  99983403  RISE       1
\UART_STIM_1:BUART:tx_status_0\/q                      macrocell35      3350  10501  99983403  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/status_0                 statusicell9     5596  16097  99983403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/clock                        statusicell9        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99983411p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                      macrocell105     1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_0           macrocell34      3490   4740  99983411  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell34      3350   8090  99983411  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2309  10399  99983411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99983721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99975348  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   9019  10269  99983721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99984078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_0    macrocell96  11162  12412  99984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99984078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_1    macrocell97  11162  12412  99984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99984078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99975348  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_0  macrocell99  11162  12412  99984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99984594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           11936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q              macrocell116     1250   1250  99984594  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/main_2         macrocell38      4422   5672  99984594  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/q              macrocell38      3350   9022  99984594  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2914  11936  99984594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99984990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_1    macrocell49  10250  11500  99984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99984990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_0  macrocell50  10250  11500  99984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99984990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_0  macrocell54  10250  11500  99984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99984990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_1   macrocell57  10250  11500  99984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q                macrocell64     1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7719   8969  99985021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99985147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                macrocell60     1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7593   8843  99985147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99985632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_1    macrocell109   9608  10858  99985632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99985632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_0    macrocell111   9608  10858  99985632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99985632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_1   macrocell117   9608  10858  99985632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxSts\/clock
Path slack     : 99985730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13770
-------------------------------------   ----- 
End-of-path arrival time (ps)           13770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99985730  RISE       1
\UART_STIM_0:BUART:tx_status_0\/main_3                 macrocell27      3965   7545  99985730  RISE       1
\UART_STIM_0:BUART:tx_status_0\/q                      macrocell27      3350  10895  99985730  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/status_0                 statusicell7     2875  13770  99985730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxSts\/clock
Path slack     : 99985739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13761
-------------------------------------   ----- 
End-of-path arrival time (ps)           13761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99985739  RISE       1
\UART_MODX_0:BUART:tx_status_0\/main_3                 macrocell11     4519   8099  99985739  RISE       1
\UART_MODX_0:BUART:tx_status_0\/q                      macrocell11     3350  11449  99985739  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/status_0                 statusicell3    2312  13761  99985739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99985803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  99985803  RISE       1
\UART_STIM_0:BUART:rx_status_4\/main_1                 macrocell31      4436   8016  99985803  RISE       1
\UART_STIM_0:BUART:rx_status_4\/q                      macrocell31      3350  11366  99985803  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_4                 statusicell8     2331  13697  99985803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99985991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  99985991  RISE       1
\UART_MODX_2:BUART:rx_status_4\/main_1                 macrocell23     3637   7217  99985991  RISE       1
\UART_MODX_2:BUART:rx_status_4\/q                      macrocell23     3350  10567  99985991  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_4                 statusicell6    2942  13509  99985991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99986086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_0    macrocell64   9154  10404  99986086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99986086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_0  macrocell65   9154  10404  99986086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99986086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_0    macrocell66   9154  10404  99986086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99986086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_0   macrocell72   9154  10404  99986086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99986258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q          macrocell83     1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   6482   7732  99986258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99986341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q          macrocell113     1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   6399   7649  99986341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99986404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
MODIN13_1/q                                    macrocell100     1250   1250  99986404  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/main_1         macrocell30      3213   4463  99986404  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/q              macrocell30      3350   7813  99986404  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2314  10126  99986404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxSts\/clock
Path slack     : 99986423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986423  RISE       1
\UART_MODX_2:BUART:tx_status_0\/main_3                 macrocell19     3219   6799  99986423  RISE       1
\UART_MODX_2:BUART:tx_status_0\/q                      macrocell19     3350  10149  99986423  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/status_0                 statusicell5    2927  13077  99986423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99986558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_0  macrocell110   8682   9932  99986558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99986558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_1    macrocell112   8682   9932  99986558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99986558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48    1250   1250  99975348  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_0  macrocell114   8682   9932  99986558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99986607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_0    macrocell51   8633   9883  99986607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99986607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_1    macrocell52   8633   9883  99986607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99987045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_0    macrocell67   8195   9445  99987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99987045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99975348  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_0  macrocell69   8195   9445  99987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99987109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                macrocell105     1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   5631   6881  99987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99987653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_0  macrocell62   7587   8837  99987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99987653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q      macrocell60   1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_0  macrocell63   7587   8837  99987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:txn\/main_1
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99987671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q  macrocell60   1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:txn\/main_1    macrocell59   7569   8819  99987671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99987768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                macrocell45     1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4972   6222  99987768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99987889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99984734  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5911   6101  99987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99987905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                macrocell76     1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4835   6085  99987905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxSts\/clock
Path slack     : 99987923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99987923  RISE       1
\UART_MODX_1:BUART:tx_status_0\/main_3                 macrocell3      2320   5900  99987923  RISE       1
\UART_MODX_1:BUART:tx_status_0\/q                      macrocell3      3350   9250  99987923  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/status_0                 statusicell1    2327  11577  99987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99987953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99987953  RISE       1
\UART_MODX_1:BUART:rx_status_4\/main_1                 macrocell7      2306   5886  99987953  RISE       1
\UART_MODX_1:BUART:rx_status_4\/q                      macrocell7      3350   9236  99987953  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_4                 statusicell2    2311  11547  99987953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984461  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5600   5790  99988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99988248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_2  macrocell64   6992   8242  99988248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99988248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q         macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_1  macrocell65   6992   8242  99988248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99988248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_1  macrocell66   6992   8242  99988248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99988248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q        macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_2  macrocell72   6992   8242  99988248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99988391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99985739  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_3                  macrocell61     4519   8099  99988391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99988495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_0  macrocell61   6745   7995  99988495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99983035  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5024   5214  99988776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99988827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q   macrocell113   1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_2  macrocell110   6413   7663  99988827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99988827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_3   macrocell112   6413   7663  99988827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99988945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99985730  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_3                  macrocell91      3965   7545  99988945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99984429  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4816   5006  99988984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3715   4965  99989025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q                macrocell79     1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3679   4929  99989061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:txn\/main_1
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99989087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q  macrocell105   1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:txn\/main_1    macrocell104   6153   7403  99989087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3648   4898  99989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                macrocell106     1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3627   4877  99989113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q                macrocell94      1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3564   4814  99989176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q                macrocell109     1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   3554   4804  99989186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_1:BUART:txn\/main_3
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  99989190  RISE       1
\UART_MODX_1:BUART:txn\/main_3                macrocell43     2930   7300  99989190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                macrocell61     1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3443   4693  99989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                macrocell44     1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3432   4682  99989308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99989339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99983403  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_3                  macrocell106     3571   7151  99989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q                macrocell49     1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3392   4642  99989348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                macrocell91      1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3355   4605  99989385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99989397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99984594  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_10  macrocell109   5843   7093  99989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99989397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99984594  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_7  macrocell117   5843   7093  99989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q                macrocell75     1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3203   4453  99989537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99989546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99989546  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_1   macrocell68   5004   6944  99989546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                macrocell90      1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3158   4408  99989582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99989663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_2   macrocell79   5577   6827  99989663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99989663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q   macrocell83   1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_2  macrocell80   5577   6827  99989663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99989663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_2   macrocell81   5577   6827  99989663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99989663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_2  macrocell87   5577   6827  99989663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986423  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_3                  macrocell76     3219   6799  99989691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_2:BUART:txn\/main_3
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99989797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  99989797  RISE       1
\UART_MODX_2:BUART:txn\/main_3                macrocell74     2323   6693  99989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_0:BUART:txn\/main_3
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  99989800  RISE       1
\UART_MODX_0:BUART:txn\/main_3                macrocell59     2320   6690  99989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_0:BUART:txn\/main_3
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99989865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  99989865  RISE       1
\UART_STIM_0:BUART:txn\/main_3                macrocell89      2255   6625  99989865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_1:BUART:txn\/main_3
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99989865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  99989865  RISE       1
\UART_STIM_1:BUART:txn\/main_3                macrocell104     2255   6625  99989865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6975
-------------------------------------   ---- 
End-of-path arrival time (ps)           6975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_load_fifo\/q            macrocell110     1250   1250  99982468  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   5725   6975  99989895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99989895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_3  macrocell60   5345   6595  99989895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99989905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99989905  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_0   macrocell68   4645   6585  99989905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_1  macrocell60   5201   6451  99990039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_load_fifo\/q            macrocell65     1250   1250  99984434  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5569   6819  99990051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_2  macrocell67   5082   6332  99990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q               macrocell64   1250   1250  99982708  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_1  macrocell69   5082   6332  99990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99990222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99990222  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_2   macrocell68   4328   6268  99990222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99990261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99989546  RISE       1
MODIN5_1/main_2                               macrocell70   4289   6229  99990261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99990261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99989546  RISE       1
MODIN5_0/main_2                               macrocell71   4289   6229  99990261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:txn\/main_2
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q  macrocell45   1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:txn\/main_2    macrocell43   4902   6152  99990338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99984734  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_2               macrocell62     5904   6094  99990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99984734  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_2                macrocell63     5904   6094  99990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99984734  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_2               macrocell61     5886   6076  99990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                             macrocell70   1250   1250  99986428  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_6  macrocell64   4821   6071  99990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                              macrocell70   1250   1250  99986428  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_6  macrocell72   4821   6071  99990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99990425  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_5  macrocell60   4815   6065  99990425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99990433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99985649  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   3367   3557  99990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q          macrocell98      1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2293   3543  99990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_3   macrocell64   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_2  macrocell65   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_2   macrocell66   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_3  macrocell72   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99989092  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_3   macrocell67   4708   5958  99990532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_3  macrocell62   4664   5914  99990576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q      macrocell62   1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_3  macrocell63   4664   5914  99990576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99990590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99987923  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_3                  macrocell45     2320   5900  99990590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:txn\/main_5
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99990647  RISE       1
\UART_MODX_0:BUART:txn\/main_5                      macrocell59     5653   5843  99990647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                            macrocell100   1250   1250  99986404  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_6  macrocell94    4551   5801  99990689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99990689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                             macrocell100   1250   1250  99986404  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_6  macrocell102   4551   5801  99990689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                             macrocell85   1250   1250  99986450  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_6  macrocell79   4499   5749  99990741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                              macrocell85   1250   1250  99986450  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_6  macrocell87   4499   5749  99990741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                             macrocell86   1250   1250  99986457  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_7  macrocell79   4488   5738  99990752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                              macrocell86   1250   1250  99986457  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_7  macrocell87   4488   5738  99990752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99990815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_1  macrocell44   4425   5675  99990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99990815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_1  macrocell46   4425   5675  99990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99990818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99984594  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_4  macrocell115   4422   5672  99990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99990818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99984594  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_3  macrocell116   4422   5672  99990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99990887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990887  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_0   macrocell98   3663   5603  99990887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99990887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99990887  RISE       1
MODIN13_1/main_1                              macrocell100   3663   5603  99990887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99990887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99990887  RISE       1
MODIN13_0/main_1                              macrocell101   3663   5603  99990887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99990892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99990892  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_2   macrocell98   3658   5598  99990892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99990897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990897  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_1   macrocell98   3653   5593  99990897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99990897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99990897  RISE       1
MODIN13_1/main_2                              macrocell100   3653   5593  99990897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99990897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99990897  RISE       1
MODIN13_0/main_2                              macrocell101   3653   5593  99990897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99990898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_5  macrocell49   4342   5592  99990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q         macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_4  macrocell50   4342   5592  99990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q               macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_3  macrocell54   4342   5592  99990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99990898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q        macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_5  macrocell57   4342   5592  99990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:txn\/main_1
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q  macrocell44   1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:txn\/main_1    macrocell43   4322   5572  99990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99990961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_1  macrocell77   4279   5529  99990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99990961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q      macrocell76   1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_1  macrocell78   4279   5529  99990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_2   macrocell96   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_3   macrocell97   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99986258  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_2   macrocell82   4126   5376  99991114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_4  macrocell61   4090   5340  99991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_3   macrocell109   4083   5333  99991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_2   macrocell111   4083   5333  99991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99991157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99986341  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_3  macrocell117   4083   5333  99991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_0  macrocell91   4069   5319  99991171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99990647  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_4               macrocell62     5076   5266  99991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_5  macrocell64   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q         macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_4  macrocell65   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_4  macrocell66   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q        macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_5  macrocell72   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991249p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991249  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_10        macrocell49   3301   5241  99991249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991249p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991249  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_7       macrocell50   3301   5241  99991249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_1  macrocell45   3990   5240  99991250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:txn\/main_4
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q  macrocell46   1250   1250  99982318  RISE       1
\UART_MODX_1:BUART:txn\/main_4    macrocell43   3979   5229  99991261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99983035  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_2               macrocell75     5036   5226  99991264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984461  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_2               macrocell45     5027   5217  99991273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991299  RISE       1
MODIN9_1/main_1                               macrocell85   3251   5191  99991299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991299  RISE       1
MODIN9_0/main_1                               macrocell86   3251   5191  99991299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991302  RISE       1
MODIN9_1/main_0                               macrocell85   3248   5188  99991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991302  RISE       1
MODIN9_0/main_0                               macrocell86   3248   5188  99991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991303  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_6       macrocell110   3247   5187  99991303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991303  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_7         macrocell112   3247   5187  99991303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991307  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_7       macrocell110   3243   5183  99991307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991307  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_8         macrocell112   3243   5183  99991307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991308  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_5       macrocell110   3242   5182  99991308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991308  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_6         macrocell112   3242   5182  99991308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_status_3\/q
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99991321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_status_3\/q       macrocell117    1250   1250  99991321  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_3  statusicell10   6929   8179  99991321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991299  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_1   macrocell83   3217   5157  99991333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991302  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_0   macrocell83   3213   5153  99991337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991353  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_10        macrocell94   3197   5137  99991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991353  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_7       macrocell95   3197   5137  99991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991366  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_9         macrocell94   3184   5124  99991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991366  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_6       macrocell95   3184   5124  99991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_8         macrocell94   3176   5116  99991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_5       macrocell95   3176   5116  99991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991395  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_8         macrocell49   3155   5095  99991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991395  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_5       macrocell50   3155   5095  99991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99989905  RISE       1
MODIN5_1/main_1                               macrocell70   3134   5074  99991416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99989905  RISE       1
MODIN5_0/main_1                               macrocell71   3134   5074  99991416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991418  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_9         macrocell49   3132   5072  99991418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991418  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_6       macrocell50   3132   5072  99991418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_2   macrocell51   3702   4952  99991538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_3   macrocell52   3702   4952  99991538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99991539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_1  macrocell90   3701   4951  99991539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99991539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_1  macrocell92   3701   4951  99991539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q      macrocell91   1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_1  macrocell93   3701   4951  99991539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:txn\/main_2
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99991550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q  macrocell91   1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:txn\/main_2    macrocell89   3690   4940  99991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:txn\/main_4
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99991581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q  macrocell107   1250   1250  99984104  RISE       1
\UART_STIM_1:BUART:txn\/main_4    macrocell104   3659   4909  99991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:txn\/main_2
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99991608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q  macrocell106   1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:txn\/main_2    macrocell104   3632   4882  99991608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99991609  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_5  macrocell91   3631   4881  99991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991655  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_2   macrocell83   2895   4835  99991655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:txn\/main_2
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q  macrocell76   1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:txn\/main_2    macrocell74   3575   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_1  macrocell75   3575   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99982016  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_1  macrocell76   3574   4824  99991666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q         macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_1  macrocell110   3572   4822  99991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_2  macrocell112   3572   4822  99991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q               macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_1  macrocell114   3572   4822  99991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984461  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_2                macrocell47     4628   4818  99991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984461  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_2               macrocell44     4625   4815  99991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984461  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_2               macrocell46     4625   4815  99991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_0  macrocell45   3546   4796  99991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_0  macrocell44   3545   4795  99991695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_0  macrocell46   3545   4795  99991695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:txn\/main_2
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99991699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q  macrocell61   1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:txn\/main_2    macrocell59   3541   4791  99991699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_1  macrocell62   3539   4789  99991701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q      macrocell61   1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_1  macrocell63   3539   4789  99991701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:txn\/main_6
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q  macrocell47   1250   1250  99991715  RISE       1
\UART_MODX_1:BUART:txn\/main_6   macrocell43   3525   4775  99991715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991716  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_2   macrocell53   2834   4774  99991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991732  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_0   macrocell53   2818   4758  99991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991732  RISE       1
MODIN1_1/main_1                               macrocell55   2818   4758  99991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991732  RISE       1
MODIN1_0/main_1                               macrocell56   2818   4758  99991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_1   macrocell53   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
MODIN1_1/main_2                               macrocell55   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
MODIN1_0/main_2                               macrocell56   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991748  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_10        macrocell79   2802   4742  99991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991748  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_7       macrocell80   2802   4742  99991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991748  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_7         macrocell81   2802   4742  99991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99991750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_0  macrocell105   3490   4740  99991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99991750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_0  macrocell107   3490   4740  99991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991748  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_9         macrocell82   2800   4740  99991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991752  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_9         macrocell79   2798   4738  99991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991752  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_6       macrocell80   2798   4738  99991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991752  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_6         macrocell81   2798   4738  99991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991755  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_8         macrocell79   2795   4735  99991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991755  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_5       macrocell80   2795   4735  99991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991755  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_5         macrocell81   2795   4735  99991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991752  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_8         macrocell82   2786   4726  99991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991755  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_7         macrocell82   2782   4722  99991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:txn\/main_6
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99991775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q  macrocell108   1250   1250  99991775  RISE       1
\UART_STIM_1:BUART:txn\/main_6   macrocell104   3465   4715  99991775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99983461  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_4  macrocell91   3447   4697  99991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_5  macrocell67   3443   4693  99991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q               macrocell67   1250   1250  99984347  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_3  macrocell69   3443   4693  99991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99981685  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_1  macrocell61   3436   4686  99991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q      macrocell45   1250   1250  99981395  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_1  macrocell47   3428   4678  99991812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99990425  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_5  macrocell61   3416   4666  99991824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99990425  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_5  macrocell62   3416   4666  99991824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q      macrocell44   1250   1250  99981975  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_0  macrocell47   3415   4665  99991825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_1  macrocell96   3414   4664  99991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_2  macrocell97   3414   4664  99991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q               macrocell94   1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_1  macrocell99   3414   4664  99991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991832  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_10        macrocell64   2718   4658  99991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991832  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_7       macrocell65   2718   4658  99991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991832  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_7         macrocell66   2718   4658  99991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991832  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_9         macrocell67   2698   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_4  macrocell94   3370   4620  99991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q         macrocell96   1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_3  macrocell95   3370   4620  99991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99991870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q        macrocell96    1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_4  macrocell102   3370   4620  99991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_1  macrocell51   3366   4616  99991874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_2  macrocell52   3366   4616  99991874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_4  macrocell49   3313   4563  99991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q         macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_3  macrocell50   3313   4563  99991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q               macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_2  macrocell54   3313   4563  99991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q        macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_4  macrocell57   3313   4563  99991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:txn\/main_6
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99991946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q  macrocell63   1250   1250  99990425  RISE       1
\UART_MODX_0:BUART:txn\/main_6   macrocell59   3294   4544  99991946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:txn\/main_4
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99991974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q  macrocell62   1250   1250  99981542  RISE       1
\UART_MODX_0:BUART:txn\/main_4    macrocell59   3266   4516  99991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99983035  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_2               macrocell77     4321   4511  99991979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99983035  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_2                macrocell78     4321   4511  99991979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991981  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_8         macrocell64   2569   4509  99991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991981  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_5       macrocell65   2569   4509  99991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991981  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_5         macrocell66   2569   4509  99991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991249  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_7         macrocell51   2568   4508  99991982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991249  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_9         macrocell52   2568   4508  99991982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_9         macrocell64   2567   4507  99991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_6       macrocell65   2567   4507  99991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_6         macrocell66   2567   4507  99991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_8         macrocell67   2557   4497  99991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991981  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_7         macrocell67   2556   4496  99991994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                            macrocell101   1250   1250  99987299  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_7  macrocell94    3234   4484  99992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                             macrocell101   1250   1250  99987299  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_7  macrocell102   3234   4484  99992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell100   1250   1250  99986404  RISE       1
MODIN13_1/main_3  macrocell100   3213   4463  99992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_5  macrocell109   3212   4462  99992028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_4  macrocell111   3212   4462  99992028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q        macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_5  macrocell117   3212   4462  99992028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q         macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_3  macrocell110   3211   4461  99992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_4  macrocell112   3211   4461  99992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q               macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_2  macrocell114   3211   4461  99992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_0  macrocell106   3211   4461  99992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q      macrocell105   1250   1250  99983411  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_0  macrocell108   3211   4461  99992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_3   macrocell94   3209   4459  99992031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q   macrocell98   1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_2  macrocell95   3209   4459  99992031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98    1250   1250  99990447  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_3  macrocell102   3209   4459  99992031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_5  macrocell94   3206   4456  99992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q         macrocell97   1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_4  macrocell95   3206   4456  99992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q        macrocell97    1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_5  macrocell102   3206   4456  99992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:txn\/main_1
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q  macrocell75   1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:txn\/main_1    macrocell74   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_0  macrocell75   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_0  macrocell76   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_0  macrocell77   3191   4441  99992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q      macrocell75   1250   1250  99983104  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_0  macrocell78   3191   4441  99992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell70   1250   1250  99986428  RISE       1
MODIN5_1/main_3  macrocell70   3189   4439  99992051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                             macrocell71   1250   1250  99987317  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_7  macrocell64   3189   4439  99992051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                              macrocell71   1250   1250  99987317  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_7  macrocell72   3189   4439  99992051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell85   1250   1250  99986450  RISE       1
MODIN9_1/main_3  macrocell85   3188   4438  99992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  99986457  RISE       1
MODIN9_1/main_4  macrocell85   3181   4431  99992059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99992059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  99986457  RISE       1
MODIN9_0/main_3  macrocell86   3181   4431  99992059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99983721  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_0  macrocell60   3166   4416  99992074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:txn\/main_1
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q  macrocell90   1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:txn\/main_1    macrocell89   3154   4404  99992086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_0  macrocell90   3119   4369  99992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_0  macrocell92   3119   4369  99992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q      macrocell90   1250   1250  99982839  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_0  macrocell93   3119   4369  99992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:txn\/main_6
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q  macrocell78   1250   1250  99992155  RISE       1
\UART_MODX_2:BUART:txn\/main_6   macrocell74   3085   4335  99992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99992155  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_5  macrocell75   3085   4335  99992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99992155  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_5  macrocell77   3085   4335  99992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982318  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_4  macrocell45   3067   4317  99992173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q      macrocell46   1250   1250  99982318  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_3  macrocell47   3064   4314  99992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_4  macrocell51   3035   4285  99992205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984741  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_5  macrocell52   3035   4285  99992205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991353  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_7         macrocell96   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991353  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_9         macrocell97   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992217  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_0   macrocell113   2333   4273  99992217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99992217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992217  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_1        macrocell115   2333   4273  99992217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99992217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992217  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_1        macrocell116   2333   4273  99992217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992220  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_1   macrocell113   2330   4270  99992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99992220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992220  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_2        macrocell115   2330   4270  99992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99992220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992220  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_2        macrocell116   2330   4270  99992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991366  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_6         macrocell96   2328   4268  99992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991366  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_8         macrocell97   2328   4268  99992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  99992224  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_2   macrocell113   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_5         macrocell96   2315   4255  99992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_7         macrocell97   2315   4255  99992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991307  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_8         macrocell109   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991307  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_7         macrocell111   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991303  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_7         macrocell109   2313   4253  99992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991303  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_6         macrocell111   2313   4253  99992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991308  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_6         macrocell109   2313   4253  99992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991308  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_5         macrocell111   2313   4253  99992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991395  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_5         macrocell51   2279   4219  99992271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991395  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_7         macrocell52   2279   4219  99992271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_3   macrocell49   2965   4215  99992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q   macrocell53   1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_2  macrocell50   2965   4215  99992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99989025  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_3  macrocell57   2965   4215  99992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982318  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_3  macrocell44   2949   4199  99992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982318  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_3  macrocell46   2949   4199  99992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991418  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_6         macrocell51   2254   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991418  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_8         macrocell52   2254   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99992155  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_5  macrocell76   2942   4192  99992298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_last\/q          macrocell88   1250   1250  99992320  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_6  macrocell82   2920   4170  99992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_last\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_last\/q          macrocell103   1250   1250  99992345  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_6  macrocell97    2895   4145  99992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983407  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_4  macrocell76   2894   4144  99992346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:txn\/main_4
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q  macrocell77   1250   1250  99983407  RISE       1
\UART_MODX_2:BUART:txn\/main_4    macrocell74   2893   4143  99992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983407  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_3  macrocell75   2893   4143  99992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983407  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_3  macrocell77   2889   4139  99992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q      macrocell77   1250   1250  99983407  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_3  macrocell78   2889   4139  99992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_load_fifo\/q            macrocell95      1250   1250  99988560  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3267   4517  99992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_status_3\/q
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99992382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_status_3\/q       macrocell72    1250   1250  99992382  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_3  statusicell4   5868   7118  99992382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_3  macrocell82   2809   4059  99992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q               macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_2  macrocell84   2809   4059  99992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell56   1250   1250  99985923  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_7  macrocell49   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell56   1250   1250  99985923  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_7  macrocell57   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99984104  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_3  macrocell105   2797   4047  99992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99984104  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_3  macrocell107   2797   4047  99992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_3  macrocell79   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q         macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_3  macrocell80   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_3  macrocell81   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q        macrocell81   1250   1250  99984912  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_3  macrocell87   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99984104  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_4  macrocell106   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q      macrocell107   1250   1250  99984104  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_3  macrocell108   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992464  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_4               macrocell44     3836   4026  99992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992464  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_4               macrocell46     3836   4026  99992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_1  macrocell82   2776   4026  99992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q               macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_1  macrocell84   2776   4026  99992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell56   1250   1250  99985923  RISE       1
MODIN1_1/main_4  macrocell55   2771   4021  99992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell56   1250   1250  99985923  RISE       1
MODIN1_0/main_3  macrocell56   2771   4021  99992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_1  macrocell79   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q         macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_1  macrocell80   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_1  macrocell81   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q        macrocell79   1250   1250  99984946  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_1  macrocell87   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99983035  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_2               macrocell76     3795   3985  99992505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:txn\/main_6
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q  macrocell93   1250   1250  99991609  RISE       1
\UART_STIM_0:BUART:txn\/main_6   macrocell89   2717   3967  99992523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_load_fifo\/q            macrocell50     1250   1250  99989531  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3078   4328  99992542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99991609  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_5  macrocell90   2697   3947  99992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99991609  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_5  macrocell92   2697   3947  99992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_2  macrocell94   2644   3894  99992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q         macrocell94   1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_1  macrocell95   2644   3894  99992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q        macrocell94    1250   1250  99984304  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_2  macrocell102   2644   3894  99992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99984265  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_1  macrocell91   2643   3893  99992597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:txn\/q
Path End       : \UART_MODX_2:BUART:txn\/main_0
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:txn\/q       macrocell74   1250   1250  99992609  RISE       1
\UART_MODX_2:BUART:txn\/main_0  macrocell74   2631   3881  99992609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_2  macrocell109   2630   3880  99992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_1  macrocell111   2630   3880  99992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q        macrocell109   1250   1250  99985099  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_2  macrocell117   2630   3880  99992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_3  macrocell96   2626   3876  99992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_4  macrocell97   2626   3876  99992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q               macrocell96   1250   1250  99985093  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_2  macrocell99   2626   3876  99992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_2  macrocell49   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q         macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_1  macrocell50   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q               macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_1  macrocell54   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q        macrocell49   1250   1250  99984411  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_2  macrocell57   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991715  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_5  macrocell45   2611   3861  99992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991715  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_5  macrocell44   2608   3858  99992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991715  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_5  macrocell46   2608   3858  99992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell55   1250   1250  99986116  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_6  macrocell49   2608   3858  99992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell55   1250   1250  99986116  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_6  macrocell57   2608   3858  99992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q      macrocell115   1250   1250  99986413  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_9  macrocell109   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell115   1250   1250  99986413  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_6  macrocell117   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99992636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell115   1250   1250  99986413  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_3  macrocell115   2604   3854  99992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell55   1250   1250  99986116  RISE       1
MODIN1_1/main_3  macrocell55   2600   3850  99992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99991775  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_5  macrocell106   2590   3840  99992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_4  macrocell79   2587   3837  99992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q         macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_4  macrocell80   2587   3837  99992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_4  macrocell81   2587   3837  99992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q        macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_4  macrocell87   2587   3837  99992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_4  macrocell82   2586   3836  99992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q               macrocell82   1250   1250  99985136  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_3  macrocell84   2586   3836  99992654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99991775  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_5  macrocell105   2585   3835  99992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99991775  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_5  macrocell107   2585   3835  99992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_1  macrocell106   2584   3834  99992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q      macrocell106   1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_1  macrocell108   2584   3834  99992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_1  macrocell105   2581   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99984320  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_1  macrocell107   2581   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_4  macrocell67   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q               macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_2  macrocell69   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_load_fifo\/q            macrocell80     1250   1250  99989051  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2914   4164  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:txn\/q
Path End       : \UART_STIM_1:BUART:txn\/main_0
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:txn\/q       macrocell104   1250   1250  99992707  RISE       1
\UART_STIM_1:BUART:txn\/main_0  macrocell104   2533   3783  99992707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:txn\/main_4
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q  macrocell92   1250   1250  99983461  RISE       1
\UART_STIM_0:BUART:txn\/main_4    macrocell89   2533   3783  99992707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_4  macrocell64   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q         macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_3  macrocell65   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_3  macrocell66   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q        macrocell66   1250   1250  99985256  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_4  macrocell72   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99983461  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_3  macrocell90   2528   3778  99992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99983461  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_3  macrocell92   2528   3778  99992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q      macrocell92   1250   1250  99983461  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_3  macrocell93   2528   3778  99992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_3  macrocell51   2512   3762  99992728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99985265  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_4  macrocell52   2512   3762  99992728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99984429  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_2               macrocell105     3532   3722  99992768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99984429  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_2               macrocell107     3532   3722  99992768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99985649  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_2               macrocell90      3384   3574  99992916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99985649  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_2               macrocell92      3384   3574  99992916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99985649  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_2                macrocell93      3384   3574  99992916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell101   1250   1250  99987299  RISE       1
MODIN13_1/main_4  macrocell100   2317   3567  99992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99992923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell101   1250   1250  99987299  RISE       1
MODIN13_0/main_3  macrocell101   2317   3567  99992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:txn\/q
Path End       : \UART_MODX_1:BUART:txn\/main_0
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:txn\/q       macrocell43   1250   1250  99992929  RISE       1
\UART_MODX_1:BUART:txn\/main_0  macrocell43   2311   3561  99992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_last\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_last\/q          macrocell118   1250   1250  99992933  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_9  macrocell112   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_4  macrocell96   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_5  macrocell97   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q               macrocell97   1250   1250  99985412  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_3  macrocell99   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  99987317  RISE       1
MODIN5_1/main_4  macrocell70   2300   3550  99992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  99987317  RISE       1
MODIN5_0/main_3  macrocell71   2300   3550  99992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q         macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_4  macrocell110   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_5  macrocell112   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q               macrocell112   1250   1250  99984517  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_3  macrocell114   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:txn\/q
Path End       : \UART_MODX_0:BUART:txn\/main_0
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:txn\/q       macrocell59   1250   1250  99992952  RISE       1
\UART_MODX_0:BUART:txn\/main_0  macrocell59   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_4  macrocell109   2284   3534  99992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_3  macrocell111   2284   3534  99992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q        macrocell111   1250   1250  99985445  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_4  macrocell117   2284   3534  99992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:txn\/q
Path End       : \UART_STIM_0:BUART:txn\/main_0
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:txn\/q       macrocell89   1250   1250  99992997  RISE       1
\UART_STIM_0:BUART:txn\/main_0  macrocell89   2243   3493  99992997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99993011p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_last\/q          macrocell58   1250   1250  99993011  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_6  macrocell52   2229   3479  99993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99993016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_last\/q          macrocell73   1250   1250  99993016  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_6  macrocell67   2224   3474  99993016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99993061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99984429  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_2               macrocell106     3239   3429  99993061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99993061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99984429  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_2                macrocell108     3239   3429  99993061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99993087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3403
-------------------------------------   ---- 
End-of-path arrival time (ps)           3403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99984734  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_2               macrocell60     3213   3403  99993087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:txn\/main_5
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99993104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3386
-------------------------------------   ---- 
End-of-path arrival time (ps)           3386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993104  RISE       1
\UART_STIM_1:BUART:txn\/main_5                      macrocell104     3196   3386  99993104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:txn\/main_5
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99993203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3287
-------------------------------------   ---- 
End-of-path arrival time (ps)           3287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993203  RISE       1
\UART_MODX_2:BUART:txn\/main_5                      macrocell74     3097   3287  99993203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99993203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3287
-------------------------------------   ---- 
End-of-path arrival time (ps)           3287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993203  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_4               macrocell75     3097   3287  99993203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99993212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3278
-------------------------------------   ---- 
End-of-path arrival time (ps)           3278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993203  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_4               macrocell77     3088   3278  99993212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99993224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3266
-------------------------------------   ---- 
End-of-path arrival time (ps)           3266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993224  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_4               macrocell90      3076   3266  99993224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99993224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3266
-------------------------------------   ---- 
End-of-path arrival time (ps)           3266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993224  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_4               macrocell92      3076   3266  99993224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:txn\/main_5
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99993236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993224  RISE       1
\UART_STIM_0:BUART:txn\/main_5                      macrocell89      3064   3254  99993236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:txn\/main_5
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99993381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3109
-------------------------------------   ---- 
End-of-path arrival time (ps)           3109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992464  RISE       1
\UART_MODX_1:BUART:txn\/main_5                      macrocell43     2919   3109  99993381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99993652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2838
-------------------------------------   ---- 
End-of-path arrival time (ps)           2838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99990647  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_4               macrocell60     2648   2838  99993652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99993981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2509
-------------------------------------   ---- 
End-of-path arrival time (ps)           2509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99985649  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_2               macrocell91      2319   2509  99993981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99993987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993104  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_4               macrocell105     2313   2503  99993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99993987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993104  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_4               macrocell107     2313   2503  99993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_status_3\/q
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99994575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_status_3\/q       macrocell87    1250   1250  99994575  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_3  statusicell6   3675   4925  99994575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_status_3\/q
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99994610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_status_3\/q       macrocell102   1250   1250  99994610  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_3  statusicell8   3640   4890  99994610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_status_3\/q
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99995320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_status_3\/q       macrocell57    1250   1250  99995320  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_3  statusicell2   2930   4180  99995320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

