//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
-DEFINE
FSDB_FILE=\"SET.fsdb\"
-DEFINE
SDF
-DEFINE
SDFFILE=\"/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf\"
-DEFINE
MD4
