// Seed: 174540218
module module_0 (
    id_1
);
  input wire id_1;
  wire \id_2 ;
  rtran #($realtime, (\id_2 )) (id_1, id_1, 1, -1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (id_3);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = (id_1);
endmodule
