# Program 1: 
### Statement:
Write a SV program for Instruction Fetch Stage

### Name of file:
IF.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](https://github.com/ChethanReddyGN/COD-Lab/blob/65bf3ee662b0b3eced98cd408d1c21dd7844ff3c/week6/IF.png)


# Program 2: 
### Statement:
Write a SV program for Dflipflop

### Name of file:
Dflipflop.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](https://github.com/ChethanReddyGN/COD-Lab/blob/65bf3ee662b0b3eced98cd408d1c21dd7844ff3c/week6/Dflipflop.png)


# Program 3: 
### Statement:
Write a SV program for Instruction Memory

### Name of file:
instruction_memory.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](https://github.com/ChethanReddyGN/COD-Lab/blob/65bf3ee662b0b3eced98cd408d1c21dd7844ff3c/week6/intruction_memory.png)


# Program 4: 
### Statement:
Write a SV program for 2:1 mux

### Name of file:
mux2_1.sv


# Program 5: 
### Statement:
Write a SV program for HalfAdder

### Name of file:
halfadder.sv
