<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="11">
  <generalSettings>
    <option key="#Board#" value="board.ra4c1ek"/>
    <option key="CPU" value="RA4C1"/>
    <option key="Core" value="CM33"/>
    <option key="#TargetName#" value="R7FA4C1BD3CFP"/>
    <option key="#TargetARCHITECTURE#" value="cortex-m33"/>
    <option key="#DeviceCommand#" value="R7FA4C1BD"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R7FA4C1BD3CFP.pincfg"/>
    <option key="#FSPVersion#" value="6.2.0"/>
    <option key="#ConfigurationFragments#" value="Renesas##BSP##Board##ra4c1_ek##"/>
    <option key="#SELECTED_TOOLCHAIN#" value="iar.arm.toolchain"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.xtal.freq" mul="8000000" option="_edit"/>
    <node id="board.clock.hoco.freq" option="board.clock.hoco.freq.48m"/>
    <node id="board.clock.loco.freq" option="board.clock.loco.freq.32768"/>
    <node id="board.clock.moco.freq" option="board.clock.moco.freq.8m"/>
    <node id="board.clock.subclk.freq" option="board.clock.subclk.freq.32768"/>
    <node id="board.clock.pll.source" option="board.clock.pll.source.hoco"/>
    <node id="board.clock.pll.div" option="board.clock.pll.div.6"/>
    <node id="board.clock.pll.mul" option="board.clock.pll.mul.80"/>
    <node id="board.clock.pll.display" option="board.clock.pll.display.value"/>
    <node id="board.clock.clock.source" option="board.clock.clock.source.pll"/>
    <node id="board.clock.clkout.source" option="board.clock.clkout.source.disabled"/>
    <node id="board.clock.canfdclk.source" option="board.clock.canfdclk.source.disabled"/>
    <node id="board.clock.utasel.source" option="board.clock.utasel.source.disabled"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.1"/>
    <node id="board.clock.pclka.div" option="board.clock.pclka.div.1"/>
    <node id="board.clock.pclkb.div" option="board.clock.pclkb.div.2"/>
    <node id="board.clock.pclkc.div" option="board.clock.pclkc.div.2"/>
    <node id="board.clock.pclkd.div" option="board.clock.pclkd.div.1"/>
    <node id="board.clock.fclk.div" option="board.clock.fclk.div.2"/>
    <node id="board.clock.clkout.div" option="board.clock.clkout.div.1"/>
    <node id="board.clock.canfdclk.div" option="board.clock.canfdclk.div.8"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pclka.display" option="board.clock.pclka.display.value"/>
    <node id="board.clock.pclkb.display" option="board.clock.pclkb.display.value"/>
    <node id="board.clock.pclkc.display" option="board.clock.pclkc.display.value"/>
    <node id="board.clock.pclkd.display" option="board.clock.pclkd.display.value"/>
    <node id="board.clock.fclk.display" option="board.clock.fclk.display.value"/>
    <node id="board.clock.clkout.display" option="board.clock.clkout.display.value"/>
    <node id="board.clock.canfdclk.display" option="board.clock.canfdclk.display.value"/>
    <node id="board.clock.uarta.source" option="board.clock.uarta.source.utasel"/>
    <node id="board.clock.uarta.source.display" option="board.clock.uarta.display.value"/>
    <node id="board.clock.uarta1.source" option="board.clock.uarta1.source.utasel"/>
    <node id="board.clock.uarta1.source.display" option="board.clock.uarta1.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="iic1.scl1.p400" configurationId="iic1.scl1" isUsedByDriver="true" peripheral="IIC1"/>
      <configSetting altId="iic1.sda1.p401" configurationId="iic1.sda1" isUsedByDriver="true" peripheral="IIC1"/>
      <configSetting altId="jtag_fslash_swd.swclk.p300" configurationId="jtag_fslash_swd.swclk" peripheral="JTAG/SWD"/>
      <configSetting altId="jtag_fslash_swd.swdio.p108" configurationId="jtag_fslash_swd.swdio" peripheral="JTAG/SWD"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>
