<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › ak4117.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>ak4117.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_AK4117_H</span>
<span class="cp">#define __SOUND_AK4117_H</span>

<span class="cm">/*</span>
<span class="cm"> *  Routines for Asahi Kasei AK4117</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;,</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define AK4117_REG_PWRDN	0x00	</span><span class="cm">/* power down */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_CLOCK	0x01	</span><span class="cm">/* clock control */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_IO		0x02	</span><span class="cm">/* input/output control */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_INT0_MASK	0x03	</span><span class="cm">/* interrupt0 mask */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_INT1_MASK	0x04	</span><span class="cm">/* interrupt1 mask */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RCS0		0x05	</span><span class="cm">/* receiver status 0 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RCS1		0x06	</span><span class="cm">/* receiver status 1 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RCS2		0x07	</span><span class="cm">/* receiver status 2 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RXCSB0	0x08	</span><span class="cm">/* RX channel status byte 0 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RXCSB1	0x09	</span><span class="cm">/* RX channel status byte 1 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RXCSB2	0x0a	</span><span class="cm">/* RX channel status byte 2 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RXCSB3	0x0b	</span><span class="cm">/* RX channel status byte 3 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_RXCSB4	0x0c	</span><span class="cm">/* RX channel status byte 4 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_Pc0		0x0d	</span><span class="cm">/* burst preamble Pc byte 0 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_Pc1		0x0e	</span><span class="cm">/* burst preamble Pc byte 1 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_Pd0		0x0f	</span><span class="cm">/* burst preamble Pd byte 0 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_Pd1		0x10	</span><span class="cm">/* burst preamble Pd byte 1 */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_ADDR	0x11	</span><span class="cm">/* Q-subcode address + control */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_TRACK	0x12	</span><span class="cm">/* Q-subcode track */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_INDEX	0x13	</span><span class="cm">/* Q-subcode index */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_MINUTE	0x14	</span><span class="cm">/* Q-subcode minute */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_SECOND	0x15	</span><span class="cm">/* Q-subcode second */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_FRAME	0x16	</span><span class="cm">/* Q-subcode frame */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_ZERO	0x17	</span><span class="cm">/* Q-subcode zero */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_ABSMIN	0x18	</span><span class="cm">/* Q-subcode absolute minute */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_ABSSEC	0x19	</span><span class="cm">/* Q-subcode absolute second */</span><span class="cp"></span>
<span class="cp">#define AK4117_REG_QSUB_ABSFRM	0x1a	</span><span class="cm">/* Q-subcode absolute frame */</span><span class="cp"></span>

<span class="cm">/* sizes */</span>
<span class="cp">#define AK4117_REG_RXCSB_SIZE	((AK4117_REG_RXCSB4-AK4117_REG_RXCSB0)+1)</span>
<span class="cp">#define AK4117_REG_QSUB_SIZE	((AK4117_REG_QSUB_ABSFRM-AK4117_REG_QSUB_ADDR)+1)</span>

<span class="cm">/* AK4117_REG_PWRDN bits */</span>
<span class="cp">#define AK4117_EXCT		(1&lt;&lt;4)	</span><span class="cm">/* 0 = X&#39;tal mode, 1 = external clock mode */</span><span class="cp"></span>
<span class="cp">#define AK4117_XTL1		(1&lt;&lt;3)	</span><span class="cm">/* XTL1=0,XTL0=0 -&gt; 11.2896Mhz; XTL1=0,XTL0=1 -&gt; 12.288Mhz */</span><span class="cp"></span>
<span class="cp">#define AK4117_XTL0		(1&lt;&lt;2)	</span><span class="cm">/* XTL1=1,XTL0=0 -&gt; 24.576Mhz; XTL1=1,XTL0=1 -&gt; use channel status */</span><span class="cp"></span>
<span class="cp">#define AK4117_XTL_11_2896M	(0)</span>
<span class="cp">#define AK4117_XTL_12_288M	AK4117_XTL0</span>
<span class="cp">#define AK4117_XTL_24_576M	AK4117_XTL1</span>
<span class="cp">#define AK4117_XTL_EXT		(AK4117_XTL1|AK4117_XTL0)</span>
<span class="cp">#define AK4117_PWN		(1&lt;&lt;1)	</span><span class="cm">/* 0 = power down, 1 = normal operation */</span><span class="cp"></span>
<span class="cp">#define AK4117_RST		(1&lt;&lt;0)	</span><span class="cm">/* 0 = reset &amp; initialize (except this register), 1 = normal operation */</span><span class="cp"></span>

<span class="cm">/* AK4117_REQ_CLOCK bits */</span>
<span class="cp">#define AK4117_LP		(1&lt;&lt;7)	</span><span class="cm">/* 0 = normal mode, 1 = low power mode (Fs up to 48kHz only) */</span><span class="cp"></span>
<span class="cp">#define AK4117_PKCS1		(1&lt;&lt;6)	</span><span class="cm">/* master clock frequency at PLL mode (when LP == 0) */</span><span class="cp"></span>
<span class="cp">#define AK4117_PKCS0		(1&lt;&lt;5)</span>
<span class="cp">#define AK4117_PKCS_512fs	(0)</span>
<span class="cp">#define AK4117_PKCS_256fs	AK4117_PKCS0</span>
<span class="cp">#define AK4117_PKCS_128fs	AK4117_PKCS1</span>
<span class="cp">#define AK4117_DIV		(1&lt;&lt;4)	</span><span class="cm">/* 0 = MCKO == Fs, 1 = MCKO == Fs / 2; X&#39;tal mode only */</span><span class="cp"></span>
<span class="cp">#define AK4117_XCKS1		(1&lt;&lt;3)	</span><span class="cm">/* master clock frequency at X&#39;tal mode */</span><span class="cp"></span>
<span class="cp">#define AK4117_XCKS0		(1&lt;&lt;2)</span>
<span class="cp">#define AK4117_XCKS_128fs	(0)</span>
<span class="cp">#define AK4117_XCKS_256fs	AK4117_XCKS0</span>
<span class="cp">#define AK4117_XCKS_512fs	AK4117_XCKS1</span>
<span class="cp">#define AK4117_XCKS_1024fs	(AK4117_XCKS1|AK4117_XCKS0)</span>
<span class="cp">#define AK4117_CM1		(1&lt;&lt;1)	</span><span class="cm">/* MCKO operation mode select */</span><span class="cp"></span>
<span class="cp">#define AK4117_CM0		(1&lt;&lt;0)</span>
<span class="cp">#define AK4117_CM_PLL		(0)		</span><span class="cm">/* use RX input as master clock */</span><span class="cp"></span>
<span class="cp">#define AK4117_CM_XTAL		(AK4117_CM0)	</span><span class="cm">/* use X&#39;tal as master clock */</span><span class="cp"></span>
<span class="cp">#define AK4117_CM_PLL_XTAL	(AK4117_CM1)	</span><span class="cm">/* use Rx input but X&#39;tal when PLL loses lock */</span><span class="cp"></span>
<span class="cp">#define AK4117_CM_MONITOR	(AK4117_CM0|AK4117_CM1) </span><span class="cm">/* use X&#39;tal as master clock, but use PLL for monitoring */</span><span class="cp"></span>

<span class="cm">/* AK4117_REG_IO */</span>
<span class="cp">#define AK4117_IPS		(1&lt;&lt;7)	</span><span class="cm">/* Input Recovery Data Select, 0 = RX0, 1 = RX1 */</span><span class="cp"></span>
<span class="cp">#define AK4117_UOUTE		(1&lt;&lt;6)	</span><span class="cm">/* U-bit output enable to UOUT, 0 = disable, 1 = enable */</span><span class="cp"></span>
<span class="cp">#define AK4117_CS12		(1&lt;&lt;5)	</span><span class="cm">/* channel status select, 0 = channel1, 1 = channel2 */</span><span class="cp"></span>
<span class="cp">#define AK4117_EFH2		(1&lt;&lt;4)	</span><span class="cm">/* INT0 pin hold count select */</span><span class="cp"></span>
<span class="cp">#define AK4117_EFH1		(1&lt;&lt;3)</span>
<span class="cp">#define AK4117_EFH_512LRCLK	(0)</span>
<span class="cp">#define AK4117_EFH_1024LRCLK	(AK4117_EFH1)</span>
<span class="cp">#define AK4117_EFH_2048LRCLK	(AK4117_EFH2)</span>
<span class="cp">#define AK4117_EFH_4096LRCLK	(AK4117_EFH1|AK4117_EFH2)</span>
<span class="cp">#define AK4117_DIF2		(1&lt;&lt;2)	</span><span class="cm">/* audio data format control */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF1		(1&lt;&lt;1)</span>
<span class="cp">#define AK4117_DIF0		(1&lt;&lt;0)</span>
<span class="cp">#define AK4117_DIF_16R		(0)				</span><span class="cm">/* STDO: 16-bit, right justified */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF_18R		(AK4117_DIF0)			</span><span class="cm">/* STDO: 18-bit, right justified */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF_20R		(AK4117_DIF1)			</span><span class="cm">/* STDO: 20-bit, right justified */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF_24R		(AK4117_DIF1|AK4117_DIF0)	</span><span class="cm">/* STDO: 24-bit, right justified */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF_24L		(AK4117_DIF2)			</span><span class="cm">/* STDO: 24-bit, left justified */</span><span class="cp"></span>
<span class="cp">#define AK4117_DIF_24I2S	(AK4117_DIF2|AK4117_DIF0)	</span><span class="cm">/* STDO: I2S */</span><span class="cp"></span>

<span class="cm">/* AK4117_REG_INT0_MASK &amp; AK4117_REG_INT1_MASK */</span>
<span class="cp">#define AK4117_MULK		(1&lt;&lt;7)	</span><span class="cm">/* mask enable for UNLOCK bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MPAR		(1&lt;&lt;6)	</span><span class="cm">/* mask enable for PAR bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MAUTO		(1&lt;&lt;5)	</span><span class="cm">/* mask enable for AUTO bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MV		(1&lt;&lt;4)	</span><span class="cm">/* mask enable for V bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MAUD		(1&lt;&lt;3)	</span><span class="cm">/* mask enable for AUDION bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MSTC		(1&lt;&lt;2)	</span><span class="cm">/* mask enable for STC bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MCIT		(1&lt;&lt;1)	</span><span class="cm">/* mask enable for CINT bit */</span><span class="cp"></span>
<span class="cp">#define AK4117_MQIT		(1&lt;&lt;0)	</span><span class="cm">/* mask enable for QINT bit */</span><span class="cp"></span>

<span class="cm">/* AK4117_REG_RCS0 */</span>
<span class="cp">#define AK4117_UNLCK		(1&lt;&lt;7)	</span><span class="cm">/* PLL lock status, 0 = lock, 1 = unlock */</span><span class="cp"></span>
<span class="cp">#define AK4117_PAR		(1&lt;&lt;6)	</span><span class="cm">/* parity error or biphase error status, 0 = no error, 1 = error */</span><span class="cp"></span>
<span class="cp">#define AK4117_AUTO		(1&lt;&lt;5)	</span><span class="cm">/* Non-PCM or DTS stream auto detection, 0 = no detect, 1 = detect */</span><span class="cp"></span>
<span class="cp">#define AK4117_V		(1&lt;&lt;4)	</span><span class="cm">/* Validity bit, 0 = valid, 1 = invalid */</span><span class="cp"></span>
<span class="cp">#define AK4117_AUDION		(1&lt;&lt;3)	</span><span class="cm">/* audio bit output, 0 = audio, 1 = non-audio */</span><span class="cp"></span>
<span class="cp">#define AK4117_STC		(1&lt;&lt;2)	</span><span class="cm">/* sampling frequency or Pre-emphasis change, 0 = no detect, 1 = detect */</span><span class="cp"></span>
<span class="cp">#define AK4117_CINT		(1&lt;&lt;1)	</span><span class="cm">/* channel status buffer interrupt, 0 = no change, 1 = change */</span><span class="cp"></span>
<span class="cp">#define AK4117_QINT		(1&lt;&lt;0)	</span><span class="cm">/* Q-subcode buffer interrupt, 0 = no change, 1 = changed */</span><span class="cp"></span>

<span class="cm">/* AK4117_REG_RCS1 */</span>
<span class="cp">#define AK4117_DTSCD		(1&lt;&lt;6)	</span><span class="cm">/* DTS-CD bit audio stream detect, 0 = no detect, 1 = detect */</span><span class="cp"></span>
<span class="cp">#define AK4117_NPCM		(1&lt;&lt;5)	</span><span class="cm">/* Non-PCM bit stream detection, 0 = no detect, 1 = detect */</span><span class="cp"></span>
<span class="cp">#define AK4117_PEM		(1&lt;&lt;4)	</span><span class="cm">/* Pre-emphasis detect, 0 = OFF, 1 = ON */</span><span class="cp"></span>
<span class="cp">#define AK4117_FS3		(1&lt;&lt;3)	</span><span class="cm">/* sampling frequency detection */</span><span class="cp"></span>
<span class="cp">#define AK4117_FS2		(1&lt;&lt;2)</span>
<span class="cp">#define AK4117_FS1		(1&lt;&lt;1)</span>
<span class="cp">#define AK4117_FS0		(1&lt;&lt;0)</span>
<span class="cp">#define AK4117_FS_44100HZ	(0)</span>
<span class="cp">#define AK4117_FS_48000HZ	(AK4117_FS1)</span>
<span class="cp">#define AK4117_FS_32000HZ	(AK4117_FS1|AK4117_FS0)</span>
<span class="cp">#define AK4117_FS_88200HZ	(AK4117_FS3)</span>
<span class="cp">#define AK4117_FS_96000HZ	(AK4117_FS3|AK4117_FS1)</span>
<span class="cp">#define AK4117_FS_176400HZ	(AK4117_FS3|AK4117_FS2)</span>
<span class="cp">#define AK4117_FS_192000HZ	(AK4117_FS3|AK4117_FS2|AK4117_FS1)</span>

<span class="cm">/* AK4117_REG_RCS2 */</span>
<span class="cp">#define AK4117_CCRC		(1&lt;&lt;1)	</span><span class="cm">/* CRC for channel status, 0 = no error, 1 = error */</span><span class="cp"></span>
<span class="cp">#define AK4117_QCRC		(1&lt;&lt;0)	</span><span class="cm">/* CRC for Q-subcode, 0 = no error, 1 = error */</span><span class="cp"></span>

<span class="cm">/* flags for snd_ak4117_check_rate_and_errors() */</span>
<span class="cp">#define AK4117_CHECK_NO_STAT	(1&lt;&lt;0)	</span><span class="cm">/* no statistics */</span><span class="cp"></span>
<span class="cp">#define AK4117_CHECK_NO_RATE	(1&lt;&lt;1)	</span><span class="cm">/* no rate check */</span><span class="cp"></span>

<span class="cp">#define AK4117_CONTROLS		13</span>

<span class="k">typedef</span> <span class="kt">void</span> <span class="p">(</span><span class="n">ak4117_write_t</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">);</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="p">(</span><span class="n">ak4117_read_t</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">ak4117</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="n">ak4117_write_t</span> <span class="o">*</span> <span class="n">write</span><span class="p">;</span>
	<span class="n">ak4117_read_t</span> <span class="o">*</span> <span class="n">read</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">private_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">init</span><span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">regmap</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kctls</span><span class="p">[</span><span class="n">AK4117_CONTROLS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parity_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v_bit_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">qcrc_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ccrc_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timer</span><span class="p">;</span>	<span class="cm">/* statistic timer */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">change_callback_private</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">change_callback</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c1</span><span class="p">);</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">snd_ak4117_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">,</span> <span class="n">ak4117_read_t</span> <span class="o">*</span><span class="n">read</span><span class="p">,</span> <span class="n">ak4117_write_t</span> <span class="o">*</span><span class="n">write</span><span class="p">,</span>
		      <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pgm</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ak4117</span> <span class="o">**</span><span class="n">r_ak4117</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">snd_ak4117_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">snd_ak4117_reinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4117_build</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">capture_substream</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4117_external_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4117_check_rate_and_errors</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4117</span> <span class="o">*</span><span class="n">ak4117</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_AK4117_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
