{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "9fd702b8",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "43343be3",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "mac_wi_sm.timing.rpt\n",
      "mac_wi_sm.timing_derated_setup.rpt\n",
      "mac_wi_sm.timing_final_place.rpt\n",
      "gba_period8_fir.timing_hold.rpt\n",
      "gba_period4_fir.timing_setup.rpt\n",
      "pba_period4_fir.timing_setup.rpt\n",
      "gba_period4_fir.timing_hold.rpt\n",
      "pba_period4_fir.timing_hold.rpt\n",
      "pba_period8_fir.timing_setup.rpt\n",
      "gba_period8_fir.timing_setup.rpt\n",
      "pba_period8_fir.timing_hold.rpt\n"
     ]
    }
   ],
   "source": [
    "rootdir = \"/Users/abelmathew/Desktop/Semester 2/VDA2/Project/Files\"\n",
    "regex=re.compile('(.*rpt$)|(.*rar$)')\n",
    "for root, dirs, files in os.walk(rootdir):\n",
    "    for file in files:\n",
    "        if (\"timing\" in file)and(\"check\" not in file):\n",
    "            print(file)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 144,
   "id": "508bddb6",
   "metadata": {},
   "outputs": [],
   "source": [
    "def fileParsing(fileName,rootdir,designDirectoryName):\n",
    "    pathgroupdict={}\n",
    "    Point=[]\n",
    "    Fanout=[]\n",
    "    Cap=[]\n",
    "    Tran=[]\n",
    "    Incr=[]\n",
    "    Path=[]\n",
    "    HVTCount=0\n",
    "    LVTCount=0\n",
    "    RVTCount=0\n",
    "#     fileName=\"pba_period8_fir.timing_setup.rpt\"\n",
    "    initialCase=1\n",
    "    fileNamePath=rootdir+\"/\"+designDirectoryName+\"/\"+fileName\n",
    "#     print(fileNamePath)\n",
    "    timingFile=open(fileNamePath,'r')\n",
    "\n",
    "    for line in timingFile.readlines():\n",
    "        if line.strip():\n",
    "    #         print(line)\n",
    "            match initialCase:\n",
    "                case 1 : \n",
    "                    if \"-path_type\" in line:\n",
    "                        pathType=line.split(\" \")[-1].strip()\n",
    "                        HVTCount=0\n",
    "                        LVTCount=0\n",
    "                        RVTCount=0\n",
    "                        initialCase=2\n",
    "                        continue\n",
    "                case 2 :\n",
    "                    if \"-delay_type\" in line: \n",
    "                        delayType=line.split(\" \")[-1].strip()\n",
    "                        initialCase=3\n",
    "                        continue\n",
    "                case 3 :\n",
    "                    if \"-max_path\" in line:\n",
    "                        maxPath=line.split(\" \")[-1].strip()\n",
    "        #                 print(maxPath)\n",
    "                        initialCase=4\n",
    "                        continue\n",
    "                case 4 :\n",
    "                    if \"-pba_mode\" in line:\n",
    "                        analysisMode='PBA'\n",
    "                        initialCase=5\n",
    "                        continue\n",
    "\n",
    "                    elif \"Design :\" in line:\n",
    "                        designName=line.split(\" \")[-1].strip()\n",
    "                        analysisMode='GBA'\n",
    "                        initialCase=6\n",
    "                        continue\n",
    "                case 5 :\n",
    "                    if \"Design :\" in line:\n",
    "                        designName=line.split(\" \")[-1].strip()\n",
    "                        initialCase=6\n",
    "                        continue\n",
    "\n",
    "                case 6 :\n",
    "                    if \"Startpoint\" in line:\n",
    "                        startPoint=line.split(\":\")[-1][1:].strip()\n",
    "                        initialCase=7\n",
    "                        continue\n",
    "                case 7 :\n",
    "                    if \"Endpoint\" in line:\n",
    "                        endPoint=line.split(\":\")[-1][1:].strip()\n",
    "        #                 print(endPoint)\n",
    "                        initialCase=8\n",
    "                        continue\n",
    "                case 8 : \n",
    "                    if \"Path Group:\" in line:\n",
    "                        pathGroup=line.split(\":\")[-1][1:].strip()\n",
    "        #                 print(pathGroup)\n",
    "                        initialCase=9\n",
    "                        continue\n",
    "                case 9 :\n",
    "                    if (\"Point\" in line)and(\"Fanout\" in line)and(\"Cap\" in line)and(\"Trans\" in line)and(\"Incr\" in line)and(\"Path\" in line):\n",
    "    #                     print(\"it hit here\")\n",
    "                        initialCase=10\n",
    "                        continue\n",
    "                case 10 :\n",
    "                    if \"----------\" in line:\n",
    "    #                     print(\"here also\")\n",
    "    #                     print(line)\n",
    "                        initialCase=11\n",
    "                        continue\n",
    "                case 11 :\n",
    "                    if \"---------\" in line:\n",
    "                        initialCase=12\n",
    "                        continue\n",
    "                    else:\n",
    "    #                     print(line)\n",
    "                        templine=line.split(\"  \")\n",
    "                        tempvalue=line.split(\"  \")[-1]\n",
    "                        Point.append(templine[1])\n",
    "                        if \"HVT\" in templine[1]:\n",
    "                            HVTCount=HVTCount+1\n",
    "                        if \"LVT\" in templine[1]:\n",
    "                            LVTCount=LVTCount+1\n",
    "                        if (\"RVT\" in templine[1])or(\"SVT\" in templine[1]):\n",
    "                            RVTCount=RVTCount+1\n",
    "                        \n",
    "                        if \"(net)\" in line:\n",
    "    #                         print(tempvalue.split())\n",
    "                            Fanout.append(tempvalue.split()[0])\n",
    "                            Cap.append(tempvalue.split()[1])\n",
    "                            Tran.append(\"\")\n",
    "                            Incr.append(\"\")\n",
    "                            Path.append(\"\")\n",
    "                        else:\n",
    "                            Fanout.append(\"\")\n",
    "                            Cap.append(\"\")\n",
    "                            templist=tempvalue.replace(\"r\",\"\").replace(\"f\",\"\").replace(\"&\",\"\").replace(\"*\",\"\").replace(\"\\n\",\"\").split(\" \")\n",
    "                            templist=[x for x in templist if x]\n",
    "\n",
    "    #                         print(len(templist))\n",
    "    #                         print(tempvalue.replace(\"r\",\"\").replace(\"f\",\"\").replace(\"&\",\"\").replace(\"*\",\"\").replace(\"\\n\",\"\").split(\" \"))\n",
    "                            if(len(templist)==3):\n",
    "                                Tran.append(templist[-3])\n",
    "                                Incr.append(templist[-2])\n",
    "                                Path.append(templist[-1])\n",
    "                            elif(len(templist)==2):\n",
    "                                Tran.append(\"\")\n",
    "                                Incr.append(templist[-2])\n",
    "                                Path.append(templist[-1])   \n",
    "                            elif(len(templist)==1):\n",
    "                                Tran.append(\"\")\n",
    "                                Incr.append(\"\")\n",
    "                                Path.append(templist[-1])\n",
    "    #                     print(\"\\n\")\n",
    "                case 12 :\n",
    "                    if \"required time\" in line:\n",
    "                        requiredTime=line.split(\" \")[-1].strip()\n",
    "                        initialCase=13\n",
    "                        continue\n",
    "                case 13 :\n",
    "                    if \"arrival time\" in line:\n",
    "                        arrivalTime=line.split(\"  \")[-1].strip()\n",
    "                        initialCase=14\n",
    "                        continue\n",
    "                case 14 :\n",
    "                    if \"slack\" in line:\n",
    "                        slack=line.split(\"  \")[-1].strip()\n",
    "                        if \"MET\" in line:\n",
    "                            violated=False\n",
    "                        elif \"VIOLATED\" in line:\n",
    "                            violated=True\n",
    "                        initialCase=15\n",
    "                        continue\n",
    "                case 15 :\n",
    "                    timingData={\"Path Element\":Point,\"Fanout\":Fanout,\"Capacitance\":Cap,\"Increment\":Incr,\"Path\":Path}\n",
    "                    df=pd.DataFrame(timingData)\n",
    "                    \n",
    "                    trialdict={\"pathType\":pathType,\"delayType\":delayType,\"maxPath\":maxPath,\"designName\":designName,\"analysisMode\":analysisMode,\"startPoint\":startPoint,\"endPoint\":endPoint,\"pathGroup\":pathGroup,\"requiredTime\":requiredTime,\"arrivalTime\":arrivalTime,\"slack\":slack,\"violated\":violated,\"PathDetails\":df,\"HVTs\":HVTCount,\"LVTs\":LVTCount,\"RVTs\":RVTCount}\n",
    "                    pathgroupdict[pathGroup]=trialdict\n",
    "#                     print(pathgroupdict)\n",
    "    #                 print(pathGroup)\n",
    "\n",
    "\n",
    "\n",
    "                #   reset all the values before reading again         \n",
    "                    Point=[]\n",
    "                    Fanout=[]\n",
    "                    Cap=[]\n",
    "                    Tran=[]\n",
    "                    Incr=[]\n",
    "                    Path=[] \n",
    "                    initialCase=1\n",
    "                    continue\n",
    "    return pathgroupdict\n",
    "# Done after each individual file run\n",
    "# Data Structure Organization\n",
    "# if analysisMode==\"PBA\":\n",
    "#     if delayType==\"max\":\n",
    "#         suhdictpba[\"setupAnalysis\"]=pathgroupdict\n",
    "\n",
    "#     elif delayType==\"min\":\n",
    "#         suhdictpba[\"holdAnalysis\"]=pathgroupdict\n",
    "#     PandGdict[\"PBA\"]=suhdictpba\n",
    "\n",
    "# elif analysisMode==\"GBA\":\n",
    "#     if delayType==\"max\":\n",
    "#         suhdictgba[\"setupAnalysis\"]=pathgroupdict\n",
    "\n",
    "#     elif delayType==\"min\":\n",
    "#         suhdictgba[\"holdAnalysis\"]=pathgroupdict\n",
    "#     PandGdict[\"GBA\"]=suhdictgba\n",
    "# finaldict[designName]=PandGdict\n",
    "#  filename : dict1\n",
    "# dict1 = {pba : dict2 ,gba : dict3}\n",
    "# dict3 = {setupGBA : dict11 , holdGBA : dict15}\n",
    "# dict2 = {setupPBA : dict4 , holdPBA : dict5}\n",
    "# trialdict - {pathGroup : dict6} // output: somedict reg2reg :somedict that dict is equivalent to the trialdict\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "4d8a152b",
   "metadata": {},
   "outputs": [],
   "source": [
    "fileName=\"pba_period8_fir.timing_setup.rpt\"\n",
    "rootdir = \"/Users/abelmathew/Desktop/Semester 2/VDA2/Project/Files\"\n",
    "designdirName=\"FIR\"\n",
    "fp_phase1_dict=fileParsing(fileName,rootdir,designdirName)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 151,
   "id": "64e8bfc2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FIR_Period8 {'GBA': {'Hold': {'comb': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.9092352390', 'slack': '2.9300253391', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2535.5549316406   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   134.0696258545   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     2.9269812107   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    30.3718814850   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    40.7783355713   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    60.2017707825   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3757.0898437500   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000252724  1.1792352945  \n",
      "4                                \n",
      "5    0.0199999809  1.1992352754  \n",
      "6    0.4400000572  1.6392353326  \n",
      "7                                \n",
      "8    0.0999999046  1.7392352372  \n",
      "9    0.2700001001  2.0092353374  \n",
      "10                               \n",
      "11   0.0000000000  2.0092353374  \n",
      "12   0.1000000238  2.1092353612  \n",
      "13                               \n",
      "14   0.0099999905  2.1192353517  \n",
      "15   0.0700000525  2.1892354041  \n",
      "16                               \n",
      "17   0.0099999905  2.1992353946  \n",
      "18   0.0599999428  2.2592353374  \n",
      "19                               \n",
      "20   0.0199999809  2.2792353183  \n",
      "21   1.6299999952  3.9092353135  \n",
      "22                               \n",
      "23   0.0000000000  3.9092353135  \n",
      "24                 3.9092352390  \n",
      "25   0.0000000000  0.0000000000  \n",
      "26   1.0992100239  1.0992100239  \n",
      "27   0.0000000000  1.0992100239  \n",
      "28  -0.1199999973  0.9792100266  \n",
      "29                 0.9792100191  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'tap1[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc0_regx0x', 'pathGroup': 'inputs', 'requiredTime': '1.0900201797', 'arrivalTime': '-1.7692352533', 'slack': '0.6792150140', 'violated': False, 'PathDetails':                                Path Element Fanout      Capacitance  \\\n",
      "0                     clock CLK (rise edge)                           \n",
      "1               clock network delay (ideal)                           \n",
      "2                      input external delay                           \n",
      "3                              tap1[0] (in)                           \n",
      "4                             tap1[0] (net)      1  2535.9316406250   \n",
      "5          I1025_W_tap1x0x/PADIO (I1025_EW)                           \n",
      "6           I1025_W_tap1x0x/DOUT (I1025_EW)                           \n",
      "7                     hvoHier_tap1[0] (net)     16    29.6491661072   \n",
      "8                      U977/A1 (AND2X1_HVT)                           \n",
      "9                       U977/Y (AND2X1_HVT)                           \n",
      "10                       fir_inst_N17 (net)      2     5.3864593506   \n",
      "11    fir_inst_acc0_regx0x/D (SDFFARX1_HVT)                           \n",
      "12                        data arrival time                           \n",
      "13                    clock CLK (rise edge)                           \n",
      "14         clock network delay (propagated)                           \n",
      "15            clock reconvergence pessimism                           \n",
      "16  fir_inst_acc0_regx0x/CLK (SDFFARX1_HVT)                           \n",
      "17                        library hold time                           \n",
      "18                       data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253320  1.1792353541  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353350  \n",
      "6    0.3999999762  1.5992353112  \n",
      "7                                \n",
      "8    0.0000000000  1.5992353112  \n",
      "9    0.1699999571  1.7692352682  \n",
      "10                               \n",
      "11   0.0000000000  1.7692352682  \n",
      "12                 1.7692352533  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.1600202322  1.1600202322  \n",
      "15   0.0000000000  1.1600202322  \n",
      "16                 1.1600202322  \n",
      "17  -0.0700000003  1.0900202319  \n",
      "18                 1.0900201797  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx12x', 'endPoint': 'yout[12] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.2200205326', 'slack': '2.2408103943', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1           clock network delay (propagated)                           \n",
      "2   fir_inst_yout_regx12x/CLK (SDFFARX1_HVT)                           \n",
      "3     fir_inst_yout_regx12x/Q (SDFFARX1_HVT)                           \n",
      "4                                n3084 (net)      2     6.4221959114   \n",
      "5           placeBUFT_RR_18/A (NBUFFX32_HVT)                           \n",
      "6           placeBUFT_RR_18/Y (NBUFFX32_HVT)                           \n",
      "7                           BUF_net_18 (net)      1   126.7368316650   \n",
      "8        D4I1025_N_youtx12x/DIN (D4I1025_NS)                           \n",
      "9      D4I1025_N_youtx12x/PADIO (D4I1025_NS)                           \n",
      "10                            yout[12] (net)      1  3757.0898437500   \n",
      "11                          yout[12] (inout)                           \n",
      "12                         data arrival time                           \n",
      "13                     clock CLK (rise edge)                           \n",
      "14               clock network delay (ideal)                           \n",
      "15             clock reconvergence pessimism                           \n",
      "16                     output external delay                           \n",
      "17                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3300001621  1.3100204468  \n",
      "4                                \n",
      "5    0.0000000000  1.3100204468  \n",
      "6    0.1100000143  1.4200204611  \n",
      "7                                \n",
      "8    0.1100000143  1.5300204754  \n",
      "9    1.6900000572  3.2200205326  \n",
      "10                               \n",
      "11   0.0000000000  3.2200205326  \n",
      "12                 3.2200205326  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.0992100239  1.0992100239  \n",
      "15   0.0000000000  1.0992100239  \n",
      "16  -0.1199999973  0.9792100266  \n",
      "17                 0.9792100191  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx7x', 'endPoint': 'fir_inst_buf1_regx13x', 'pathGroup': 'reg2reg', 'requiredTime': '1.1200202703', 'arrivalTime': '-1.3300203085', 'slack': '0.2100000978', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_yout_regx7x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_yout_regx7x/Q (SDFFARX2_HVT)                         \n",
      "4                                n3164 (net)      2  11.3716974258   \n",
      "5    fir_inst_buf1_regx13x/SI (SDFFARX2_HVT)                         \n",
      "6                          data arrival time                         \n",
      "7                      clock CLK (rise edge)                         \n",
      "8           clock network delay (propagated)                         \n",
      "9              clock reconvergence pessimism                         \n",
      "10  fir_inst_buf1_regx13x/CLK (SDFFARX2_HVT)                         \n",
      "11                         library hold time                         \n",
      "12                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3500000238  1.3300203085  \n",
      "4                                \n",
      "5    0.0000000000  1.3300203085  \n",
      "6                  1.3300203085  \n",
      "7    0.0000000000  0.0000000000  \n",
      "8    1.1800202131  1.1800202131  \n",
      "9    0.0000000000  1.1800202131  \n",
      "10                 1.1800202131  \n",
      "11  -0.0599999987  1.1200202145  \n",
      "12                 1.1200202703  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}}, 'Setup': {'comb': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '9.0164403915', 'arrivalTime': '-4.3364648819', 'slack': '4.6799755096', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2510.4511718750   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   151.1372833252   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     3.5258135796   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    35.8957901001   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    48.4098701477   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    67.3676757812   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3769.1469726562   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000250340  1.2164650708  \n",
      "4                                \n",
      "5    0.0199999809  1.2364650518  \n",
      "6    0.5099999905  1.7464650422  \n",
      "7                                \n",
      "8    0.1199998856  1.8664649278  \n",
      "9    0.3099999428  2.1764648706  \n",
      "10                               \n",
      "11   0.0000000000  2.1764648706  \n",
      "12   0.1199998856  2.2964647561  \n",
      "13                               \n",
      "14   0.0099999905  2.3064647466  \n",
      "15   0.0799999237  2.3864646703  \n",
      "16                               \n",
      "17   0.0099999905  2.3964646608  \n",
      "18   0.0700000525  2.4664647132  \n",
      "19                               \n",
      "20   0.0299999714  2.4964646846  \n",
      "21   1.8400000334  4.3364647180  \n",
      "22                               \n",
      "23   0.0000000000  4.3364647180  \n",
      "24                 4.3364648819  \n",
      "25   8.0000000000  8.0000000000  \n",
      "26   1.1364400387  9.1364400387  \n",
      "27   0.0000000000  9.1364400387  \n",
      "28  -0.1199999973  9.0164400414  \n",
      "29                 9.0164403915  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'tap2[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'inputs', 'requiredTime': '9.0400199890', 'arrivalTime': '-5.4464654922', 'slack': '3.5935549736', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1                clock network delay (ideal)                           \n",
      "2                       input external delay                           \n",
      "3                               tap2[0] (in)                           \n",
      "4                              tap2[0] (net)      1  2510.4450683594   \n",
      "..                                       ...    ...              ...   \n",
      "71          clock network delay (propagated)                           \n",
      "72             clock reconvergence pessimism                           \n",
      "73  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                           \n",
      "74                        library setup time                           \n",
      "75                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000252724  1.2164653093  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "71   1.2000201941  9.2000201941  \n",
      "72   0.0000000000  9.2000201941  \n",
      "73                 9.2000201941  \n",
      "74  -0.1599999964  9.0400201976  \n",
      "75                 9.0400199890  \n",
      "\n",
      "[76 rows x 5 columns], 'HVTs': 42, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx14x', 'endPoint': 'yout[14] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '9.0164403915', 'arrivalTime': '-4.7300195694', 'slack': '4.2864203453', 'violated': False, 'PathDetails':                                    Path Element Fanout      Capacitance  \\\n",
      "0                         clock CLK (rise edge)                           \n",
      "1              clock network delay (propagated)                           \n",
      "2      fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                           \n",
      "3        fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                           \n",
      "4                                   n3192 (net)      2     5.4114699364   \n",
      "5                   placeBINV_R_6/A (INVX0_HVT)                           \n",
      "6                   placeBINV_R_6/Y (INVX0_HVT)                           \n",
      "7                               BUF_net_6 (net)      1     1.7094202042   \n",
      "8      clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                           \n",
      "9      clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                           \n",
      "10                             net_net_53 (net)      1    22.1689796448   \n",
      "11  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                           \n",
      "12  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                           \n",
      "13                     clock_optZBUF_11_7 (net)      1   121.8691177368   \n",
      "14               placeBINV_RR_53/A (INVX16_HVT)                           \n",
      "15               placeBINV_RR_53/Y (INVX16_HVT)                           \n",
      "16                                  n2199 (net)      1    72.8151473999   \n",
      "17                placeBINV_RR_63/A (INVX8_HVT)                           \n",
      "18                placeBINV_RR_63/Y (INVX8_HVT)                           \n",
      "19                             net_net_62 (net)      1    50.4118957520   \n",
      "20                placeBINV_RR_62/A (INVX2_HVT)                           \n",
      "21                placeBINV_RR_62/Y (INVX2_HVT)                           \n",
      "22                                  n1894 (net)      1     2.0015821457   \n",
      "23    clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                           \n",
      "24    clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                           \n",
      "25                            gre_net_210 (net)      1    13.9971408844   \n",
      "26    clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                           \n",
      "27    clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                           \n",
      "28                            gre_net_209 (net)      1    11.8573856354   \n",
      "29    clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                           \n",
      "30    clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                           \n",
      "31                            gre_net_208 (net)      1    11.8839197159   \n",
      "32    clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                           \n",
      "33    clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                           \n",
      "34                            gre_net_207 (net)      1    10.9403686523   \n",
      "35    clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                           \n",
      "36    clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                           \n",
      "37                            gre_net_206 (net)      1     8.7754974365   \n",
      "38    clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                           \n",
      "39    clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                           \n",
      "40                            gre_net_205 (net)      1     8.7013244629   \n",
      "41    clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                           \n",
      "42    clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                           \n",
      "43                            gre_net_204 (net)      1    24.1179122925   \n",
      "44          D4I1025_S_youtx14x/DIN (D4I1025_NS)                           \n",
      "45        D4I1025_S_youtx14x/PADIO (D4I1025_NS)                           \n",
      "46                               yout[14] (net)      1  3769.1469726562   \n",
      "47                             yout[14] (inout)                           \n",
      "48                            data arrival time                           \n",
      "49                        clock CLK (rise edge)                           \n",
      "50                  clock network delay (ideal)                           \n",
      "51                clock reconvergence pessimism                           \n",
      "52                        output external delay                           \n",
      "53                           data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0000202656  1.0000202656  \n",
      "2    0.0000000000  1.0000202656  \n",
      "3    0.3199999332  1.3200201988  \n",
      "4                                \n",
      "5    0.0000000000  1.3200201988  \n",
      "6    0.0699999332  1.3900201321  \n",
      "7                                \n",
      "8    0.0000000000  1.3900201321  \n",
      "9    0.1099998951  1.5000200272  \n",
      "10                               \n",
      "11   0.0000000000  1.5000200272  \n",
      "12   0.1099998951  1.6100199223  \n",
      "13                               \n",
      "14   0.0899999142  1.7000198364  \n",
      "15   0.0999999046  1.8000197411  \n",
      "16                               \n",
      "17   0.0299999714  1.8300197124  \n",
      "18   0.0999999046  1.9300196171  \n",
      "19                               \n",
      "20   0.0199999809  1.9500195980  \n",
      "21   0.0499999523  2.0000195503  \n",
      "22                               \n",
      "23   0.0000000000  2.0000195503  \n",
      "24   0.1299998760  2.1300194263  \n",
      "25                               \n",
      "26   0.0000000000  2.1300194263  \n",
      "27   0.1400001049  2.2700195312  \n",
      "28                               \n",
      "29   0.0000000000  2.2700195312  \n",
      "30   0.1300001144  2.4000196457  \n",
      "31                               \n",
      "32   0.0000000000  2.4000196457  \n",
      "33   0.1300001144  2.5300197601  \n",
      "34                               \n",
      "35   0.0000000000  2.5300197601  \n",
      "36   0.1199998856  2.6500196457  \n",
      "37                               \n",
      "38   0.0000000000  2.6500196457  \n",
      "39   0.1099998951  2.7600195408  \n",
      "40                               \n",
      "41   0.0000000000  2.7600195408  \n",
      "42   0.1299999952  2.8900195360  \n",
      "43                               \n",
      "44   0.0000000000  2.8900195360  \n",
      "45   1.8400000334  4.7300195694  \n",
      "46                               \n",
      "47   0.0000000000  4.7300195694  \n",
      "48                 4.7300195694  \n",
      "49   8.0000000000  8.0000000000  \n",
      "50   1.1364400387  9.1364400387  \n",
      "51   0.0000000000  9.1364400387  \n",
      "52  -0.1199999973  9.0164400414  \n",
      "53                 9.0164403915  , 'HVTs': 28, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_acc4_regx0x', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'reg2reg', 'requiredTime': '9.0400199890', 'arrivalTime': '-5.2700209618', 'slack': '3.7699992657', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                         \n",
      "4                     fir_inst_acc4[0] (net)      7  14.1752948761   \n",
      "..                                       ...    ...            ...   \n",
      "68          clock network delay (propagated)                         \n",
      "69             clock reconvergence pessimism                         \n",
      "70  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                         \n",
      "71                        library setup time                         \n",
      "72                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.2000201941  1.2000201941  \n",
      "2    0.0000000000  1.2000201941  \n",
      "3    0.3600001335  1.5600203276  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "68   1.2000201941  9.2000201941  \n",
      "69   0.0000000000  9.2000201941  \n",
      "70                 9.2000201941  \n",
      "71  -0.1599999964  9.0400201976  \n",
      "72                 9.0400199890  \n",
      "\n",
      "[73 rows x 5 columns], 'HVTs': 44, 'LVTs': 0, 'RVTs': 0}}}, 'PBA': {'Setup': {'comb': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '9.0164403915', 'arrivalTime': '-4.3364648819', 'slack': '4.6799750328', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2510.4511718750   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   151.1372833252   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     3.5258135796   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    35.8957901001   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    48.4098701477   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    67.3676757812   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3769.1469726562   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000251532  1.2164651901  \n",
      "4                                \n",
      "5    0.0199999809  1.2364651710  \n",
      "6    0.5099999905  1.7464651614  \n",
      "7                                \n",
      "8    0.1200000048  1.8664651662  \n",
      "9    0.3100000620  2.1764652282  \n",
      "10                               \n",
      "11   0.0000000000  2.1764652282  \n",
      "12   0.1199998856  2.2964651138  \n",
      "13                               \n",
      "14   0.0099999905  2.3064651042  \n",
      "15   0.0799999237  2.3864650279  \n",
      "16                               \n",
      "17   0.0099999905  2.3964650184  \n",
      "18   0.0699999332  2.4664649516  \n",
      "19                               \n",
      "20   0.0299999714  2.4964649230  \n",
      "21   1.8399999142  4.3364648372  \n",
      "22                               \n",
      "23   0.0000000000  4.3364648372  \n",
      "24                 4.3364648819  \n",
      "25   8.0000000000  8.0000000000  \n",
      "26   1.1364400387  9.1364400387  \n",
      "27   0.0000000000  9.1364400387  \n",
      "28  -0.1199999973  9.0164400414  \n",
      "29                 9.0164403915  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'tap2[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'inputs', 'requiredTime': '9.0400199890', 'arrivalTime': '-5.4464654922', 'slack': '3.5935547352', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1                clock network delay (ideal)                           \n",
      "2                       input external delay                           \n",
      "3                               tap2[0] (in)                           \n",
      "4                              tap2[0] (net)      1  2510.4450683594   \n",
      "..                                       ...    ...              ...   \n",
      "71          clock network delay (propagated)                           \n",
      "72             clock reconvergence pessimism                           \n",
      "73  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                           \n",
      "74                        library setup time                           \n",
      "75                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000251532  1.2164651901  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "71   1.2000201941  9.2000201941  \n",
      "72   0.0000000000  9.2000201941  \n",
      "73                 9.2000201941  \n",
      "74  -0.1599999964  9.0400201976  \n",
      "75                 9.0400199890  \n",
      "\n",
      "[76 rows x 5 columns], 'HVTs': 42, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx14x', 'endPoint': 'yout[14] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '9.0164403915', 'arrivalTime': '-4.7300200462', 'slack': '4.2864198685', 'violated': False, 'PathDetails':                                    Path Element Fanout      Capacitance  \\\n",
      "0                         clock CLK (rise edge)                           \n",
      "1              clock network delay (propagated)                           \n",
      "2      fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                           \n",
      "3        fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                           \n",
      "4                                   n3192 (net)      2     5.4114699364   \n",
      "5                   placeBINV_R_6/A (INVX0_HVT)                           \n",
      "6                   placeBINV_R_6/Y (INVX0_HVT)                           \n",
      "7                               BUF_net_6 (net)      1     1.7094202042   \n",
      "8      clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                           \n",
      "9      clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                           \n",
      "10                             net_net_53 (net)      1    22.1689796448   \n",
      "11  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                           \n",
      "12  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                           \n",
      "13                     clock_optZBUF_11_7 (net)      1   121.8691177368   \n",
      "14               placeBINV_RR_53/A (INVX16_HVT)                           \n",
      "15               placeBINV_RR_53/Y (INVX16_HVT)                           \n",
      "16                                  n2199 (net)      1    72.8151473999   \n",
      "17                placeBINV_RR_63/A (INVX8_HVT)                           \n",
      "18                placeBINV_RR_63/Y (INVX8_HVT)                           \n",
      "19                             net_net_62 (net)      1    50.4118957520   \n",
      "20                placeBINV_RR_62/A (INVX2_HVT)                           \n",
      "21                placeBINV_RR_62/Y (INVX2_HVT)                           \n",
      "22                                  n1894 (net)      1     2.0015821457   \n",
      "23    clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                           \n",
      "24    clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                           \n",
      "25                            gre_net_210 (net)      1    13.9971408844   \n",
      "26    clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                           \n",
      "27    clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                           \n",
      "28                            gre_net_209 (net)      1    11.8573856354   \n",
      "29    clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                           \n",
      "30    clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                           \n",
      "31                            gre_net_208 (net)      1    11.8839197159   \n",
      "32    clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                           \n",
      "33    clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                           \n",
      "34                            gre_net_207 (net)      1    10.9403686523   \n",
      "35    clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                           \n",
      "36    clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                           \n",
      "37                            gre_net_206 (net)      1     8.7754974365   \n",
      "38    clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                           \n",
      "39    clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                           \n",
      "40                            gre_net_205 (net)      1     8.7013244629   \n",
      "41    clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                           \n",
      "42    clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                           \n",
      "43                            gre_net_204 (net)      1    24.1179122925   \n",
      "44          D4I1025_S_youtx14x/DIN (D4I1025_NS)                           \n",
      "45        D4I1025_S_youtx14x/PADIO (D4I1025_NS)                           \n",
      "46                               yout[14] (net)      1  3769.1469726562   \n",
      "47                             yout[14] (inout)                           \n",
      "48                            data arrival time                           \n",
      "49                        clock CLK (rise edge)                           \n",
      "50                  clock network delay (ideal)                           \n",
      "51                clock reconvergence pessimism                           \n",
      "52                        output external delay                           \n",
      "53                           data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0000202656  1.0000202656  \n",
      "2    0.0000000000  1.0000202656  \n",
      "3    0.3199999332  1.3200201988  \n",
      "4                                \n",
      "5    0.0000000000  1.3200201988  \n",
      "6    0.0700000525  1.3900202513  \n",
      "7                                \n",
      "8    0.0000000000  1.3900202513  \n",
      "9    0.1100000143  1.5000202656  \n",
      "10                               \n",
      "11   0.0000000000  1.5000202656  \n",
      "12   0.1100000143  1.6100202799  \n",
      "13                               \n",
      "14   0.0900000334  1.7000203133  \n",
      "15   0.1000000238  1.8000203371  \n",
      "16                               \n",
      "17   0.0299999714  1.8300203085  \n",
      "18   0.1000000238  1.9300203323  \n",
      "19                               \n",
      "20   0.0199999809  1.9500203133  \n",
      "21   0.0499999523  2.0000202656  \n",
      "22                               \n",
      "23   0.0000000000  2.0000202656  \n",
      "24   0.1299998760  2.1300201416  \n",
      "25                               \n",
      "26   0.0000000000  2.1300201416  \n",
      "27   0.1400001049  2.2700202465  \n",
      "28                               \n",
      "29   0.0000000000  2.2700202465  \n",
      "30   0.1299998760  2.4000201225  \n",
      "31                               \n",
      "32   0.0000000000  2.4000201225  \n",
      "33   0.1300001144  2.5300202370  \n",
      "34                               \n",
      "35   0.0000000000  2.5300202370  \n",
      "36   0.1199998856  2.6500201225  \n",
      "37                               \n",
      "38   0.0000000000  2.6500201225  \n",
      "39   0.1099998951  2.7600200176  \n",
      "40                               \n",
      "41   0.0000000000  2.7600200176  \n",
      "42   0.1299998760  2.8900198936  \n",
      "43                               \n",
      "44   0.0000000000  2.8900198936  \n",
      "45   1.8400001526  4.7300200462  \n",
      "46                               \n",
      "47   0.0000000000  4.7300200462  \n",
      "48                 4.7300200462  \n",
      "49   8.0000000000  8.0000000000  \n",
      "50   1.1364400387  9.1364400387  \n",
      "51   0.0000000000  9.1364400387  \n",
      "52  -0.1199999973  9.0164400414  \n",
      "53                 9.0164403915  , 'HVTs': 28, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_acc4_regx0x', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'reg2reg', 'requiredTime': '9.0400199890', 'arrivalTime': '-5.2700204849', 'slack': '3.7699997425', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                         \n",
      "4                     fir_inst_acc4[0] (net)      7  14.1752948761   \n",
      "..                                       ...    ...            ...   \n",
      "68          clock network delay (propagated)                         \n",
      "69             clock reconvergence pessimism                         \n",
      "70  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                         \n",
      "71                        library setup time                         \n",
      "72                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.2000201941  1.2000201941  \n",
      "2    0.0000000000  1.2000201941  \n",
      "3    0.3600000143  1.5600202084  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "68   1.2000201941  9.2000201941  \n",
      "69   0.0000000000  9.2000201941  \n",
      "70                 9.2000201941  \n",
      "71  -0.1599999964  9.0400201976  \n",
      "72                 9.0400199890  \n",
      "\n",
      "[73 rows x 5 columns], 'HVTs': 44, 'LVTs': 0, 'RVTs': 0}}, 'Hold': {'comb': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.9092354774', 'slack': '2.9300253391', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2535.5549316406   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   134.0696258545   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     2.9269812107   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    30.3718814850   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    40.7783355713   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    60.2017707825   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3757.0898437500   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253916  1.1792354137  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353946  \n",
      "6    0.4400000572  1.6392354518  \n",
      "7                                \n",
      "8    0.1000000238  1.7392354757  \n",
      "9    0.2700001001  2.0092355758  \n",
      "10                               \n",
      "11   0.0000000000  2.0092355758  \n",
      "12   0.0999999046  2.1092354804  \n",
      "13                               \n",
      "14   0.0099999905  2.1192354709  \n",
      "15   0.0699999332  2.1892354041  \n",
      "16                               \n",
      "17   0.0099999905  2.1992353946  \n",
      "18   0.0599999428  2.2592353374  \n",
      "19                               \n",
      "20   0.0199999809  2.2792353183  \n",
      "21   1.6300001144  3.9092354327  \n",
      "22                               \n",
      "23   0.0000000000  3.9092354327  \n",
      "24                 3.9092354774  \n",
      "25   0.0000000000  0.0000000000  \n",
      "26   1.0992100239  1.0992100239  \n",
      "27   0.0000000000  1.0992100239  \n",
      "28  -0.1199999973  0.9792100266  \n",
      "29                 0.9792100191  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'tap1[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc0_regx0x', 'pathGroup': 'inputs', 'requiredTime': '1.0900201797', 'arrivalTime': '-1.7692353725', 'slack': '0.6792150736', 'violated': False, 'PathDetails':                                Path Element Fanout      Capacitance  \\\n",
      "0                     clock CLK (rise edge)                           \n",
      "1               clock network delay (ideal)                           \n",
      "2                      input external delay                           \n",
      "3                              tap1[0] (in)                           \n",
      "4                             tap1[0] (net)      1  2535.9316406250   \n",
      "5          I1025_W_tap1x0x/PADIO (I1025_EW)                           \n",
      "6           I1025_W_tap1x0x/DOUT (I1025_EW)                           \n",
      "7                     hvoHier_tap1[0] (net)     16    29.6491661072   \n",
      "8                      U977/A1 (AND2X1_HVT)                           \n",
      "9                       U977/Y (AND2X1_HVT)                           \n",
      "10                       fir_inst_N17 (net)      2     5.3864593506   \n",
      "11    fir_inst_acc0_regx0x/D (SDFFARX1_HVT)                           \n",
      "12                        data arrival time                           \n",
      "13                    clock CLK (rise edge)                           \n",
      "14         clock network delay (propagated)                           \n",
      "15            clock reconvergence pessimism                           \n",
      "16  fir_inst_acc0_regx0x/CLK (SDFFARX1_HVT)                           \n",
      "17                        library hold time                           \n",
      "18                       data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253916  1.1792354137  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353946  \n",
      "6    0.3999999762  1.5992353708  \n",
      "7                                \n",
      "8    0.0000000000  1.5992353708  \n",
      "9    0.1699999571  1.7692353278  \n",
      "10                               \n",
      "11   0.0000000000  1.7692353278  \n",
      "12                 1.7692353725  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.1600202322  1.1600202322  \n",
      "15   0.0000000000  1.1600202322  \n",
      "16                 1.1600202322  \n",
      "17  -0.0700000003  1.0900202319  \n",
      "18                 1.0900201797  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx12x', 'endPoint': 'yout[12] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.2200202942', 'slack': '2.2408101559', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1           clock network delay (propagated)                           \n",
      "2   fir_inst_yout_regx12x/CLK (SDFFARX1_HVT)                           \n",
      "3     fir_inst_yout_regx12x/Q (SDFFARX1_HVT)                           \n",
      "4                                n3084 (net)      2     6.4221959114   \n",
      "5           placeBUFT_RR_18/A (NBUFFX32_HVT)                           \n",
      "6           placeBUFT_RR_18/Y (NBUFFX32_HVT)                           \n",
      "7                           BUF_net_18 (net)      1   126.7368316650   \n",
      "8        D4I1025_N_youtx12x/DIN (D4I1025_NS)                           \n",
      "9      D4I1025_N_youtx12x/PADIO (D4I1025_NS)                           \n",
      "10                            yout[12] (net)      1  3757.0898437500   \n",
      "11                          yout[12] (inout)                           \n",
      "12                         data arrival time                           \n",
      "13                     clock CLK (rise edge)                           \n",
      "14               clock network delay (ideal)                           \n",
      "15             clock reconvergence pessimism                           \n",
      "16                     output external delay                           \n",
      "17                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3300000429  1.3100203276  \n",
      "4                                \n",
      "5    0.0000000000  1.3100203276  \n",
      "6    0.1100000143  1.4200203419  \n",
      "7                                \n",
      "8    0.1100000143  1.5300203562  \n",
      "9    1.6899999380  3.2200202942  \n",
      "10                               \n",
      "11   0.0000000000  3.2200202942  \n",
      "12                 3.2200202942  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.0992100239  1.0992100239  \n",
      "15   0.0000000000  1.0992100239  \n",
      "16  -0.1199999973  0.9792100266  \n",
      "17                 0.9792100191  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx7x', 'endPoint': 'fir_inst_buf1_regx13x', 'pathGroup': 'reg2reg', 'requiredTime': '1.1200202703', 'arrivalTime': '-1.3300203085', 'slack': '0.2100000978', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_yout_regx7x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_yout_regx7x/Q (SDFFARX2_HVT)                         \n",
      "4                                n3164 (net)      2  11.3716974258   \n",
      "5    fir_inst_buf1_regx13x/SI (SDFFARX2_HVT)                         \n",
      "6                          data arrival time                         \n",
      "7                      clock CLK (rise edge)                         \n",
      "8           clock network delay (propagated)                         \n",
      "9              clock reconvergence pessimism                         \n",
      "10  fir_inst_buf1_regx13x/CLK (SDFFARX2_HVT)                         \n",
      "11                         library hold time                         \n",
      "12                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3500000238  1.3300203085  \n",
      "4                                \n",
      "5    0.0000000000  1.3300203085  \n",
      "6                  1.3300203085  \n",
      "7    0.0000000000  0.0000000000  \n",
      "8    1.1800202131  1.1800202131  \n",
      "9    0.0000000000  1.1800202131  \n",
      "10                 1.1800202131  \n",
      "11  -0.0599999987  1.1200202145  \n",
      "12                 1.1200202703  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}}}}\n",
      "FIR_Period4 {'GBA': {'Setup': {'comb': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '5.0164399147', 'arrivalTime': '-4.3364648819', 'slack': '0.6799753308', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2510.4511718750   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   151.1372833252   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     3.5258135796   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    35.8957901001   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    48.4098701477   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    67.3676757812   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3769.1469726562   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000250340  1.2164650708  \n",
      "4                                \n",
      "5    0.0199999809  1.2364650518  \n",
      "6    0.5099999905  1.7464650422  \n",
      "7                                \n",
      "8    0.1199998856  1.8664649278  \n",
      "9    0.3099999428  2.1764648706  \n",
      "10                               \n",
      "11   0.0000000000  2.1764648706  \n",
      "12   0.1199998856  2.2964647561  \n",
      "13                               \n",
      "14   0.0099999905  2.3064647466  \n",
      "15   0.0799999237  2.3864646703  \n",
      "16                               \n",
      "17   0.0099999905  2.3964646608  \n",
      "18   0.0700000525  2.4664647132  \n",
      "19                               \n",
      "20   0.0299999714  2.4964646846  \n",
      "21   1.8400000334  4.3364647180  \n",
      "22                               \n",
      "23   0.0000000000  4.3364647180  \n",
      "24                 4.3364648819  \n",
      "25   4.0000000000  4.0000000000  \n",
      "26   1.1364400387  5.1364400387  \n",
      "27   0.0000000000  5.1364400387  \n",
      "28  -0.1199999973  5.0164400414  \n",
      "29                 5.0164399147  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'tap2[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'inputs', 'requiredTime': '5.0400199890', 'arrivalTime': '-5.4464654922', 'slack': '-0.4064451456', 'violated': True, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1                clock network delay (ideal)                           \n",
      "2                       input external delay                           \n",
      "3                               tap2[0] (in)                           \n",
      "4                              tap2[0] (net)      1  2510.4450683594   \n",
      "..                                       ...    ...              ...   \n",
      "71          clock network delay (propagated)                           \n",
      "72             clock reconvergence pessimism                           \n",
      "73  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                           \n",
      "74                        library setup time                           \n",
      "75                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000252724  1.2164653093  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "71   1.2000201941  5.2000201941  \n",
      "72   0.0000000000  5.2000201941  \n",
      "73                 5.2000201941  \n",
      "74  -0.1599999964  5.0400201976  \n",
      "75                 5.0400199890  \n",
      "\n",
      "[76 rows x 5 columns], 'HVTs': 42, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx14x', 'endPoint': 'yout[14] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '5.0164399147', 'arrivalTime': '-4.7300195694', 'slack': '0.2864204645', 'violated': False, 'PathDetails':                                    Path Element Fanout      Capacitance  \\\n",
      "0                         clock CLK (rise edge)                           \n",
      "1              clock network delay (propagated)                           \n",
      "2      fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                           \n",
      "3        fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                           \n",
      "4                                   n3192 (net)      2     5.4114699364   \n",
      "5                   placeBINV_R_6/A (INVX0_HVT)                           \n",
      "6                   placeBINV_R_6/Y (INVX0_HVT)                           \n",
      "7                               BUF_net_6 (net)      1     1.7094202042   \n",
      "8      clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                           \n",
      "9      clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                           \n",
      "10                             net_net_53 (net)      1    22.1689796448   \n",
      "11  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                           \n",
      "12  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                           \n",
      "13                     clock_optZBUF_11_7 (net)      1   121.8691177368   \n",
      "14               placeBINV_RR_53/A (INVX16_HVT)                           \n",
      "15               placeBINV_RR_53/Y (INVX16_HVT)                           \n",
      "16                                  n2199 (net)      1    72.8151473999   \n",
      "17                placeBINV_RR_63/A (INVX8_HVT)                           \n",
      "18                placeBINV_RR_63/Y (INVX8_HVT)                           \n",
      "19                             net_net_62 (net)      1    50.4118957520   \n",
      "20                placeBINV_RR_62/A (INVX2_HVT)                           \n",
      "21                placeBINV_RR_62/Y (INVX2_HVT)                           \n",
      "22                                  n1894 (net)      1     2.0015821457   \n",
      "23    clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                           \n",
      "24    clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                           \n",
      "25                            gre_net_210 (net)      1    13.9971408844   \n",
      "26    clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                           \n",
      "27    clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                           \n",
      "28                            gre_net_209 (net)      1    11.8573856354   \n",
      "29    clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                           \n",
      "30    clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                           \n",
      "31                            gre_net_208 (net)      1    11.8839197159   \n",
      "32    clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                           \n",
      "33    clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                           \n",
      "34                            gre_net_207 (net)      1    10.9403686523   \n",
      "35    clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                           \n",
      "36    clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                           \n",
      "37                            gre_net_206 (net)      1     8.7754974365   \n",
      "38    clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                           \n",
      "39    clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                           \n",
      "40                            gre_net_205 (net)      1     8.7013244629   \n",
      "41    clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                           \n",
      "42    clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                           \n",
      "43                            gre_net_204 (net)      1    24.1179122925   \n",
      "44          D4I1025_S_youtx14x/DIN (D4I1025_NS)                           \n",
      "45        D4I1025_S_youtx14x/PADIO (D4I1025_NS)                           \n",
      "46                               yout[14] (net)      1  3769.1469726562   \n",
      "47                             yout[14] (inout)                           \n",
      "48                            data arrival time                           \n",
      "49                        clock CLK (rise edge)                           \n",
      "50                  clock network delay (ideal)                           \n",
      "51                clock reconvergence pessimism                           \n",
      "52                        output external delay                           \n",
      "53                           data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0000202656  1.0000202656  \n",
      "2    0.0000000000  1.0000202656  \n",
      "3    0.3199999332  1.3200201988  \n",
      "4                                \n",
      "5    0.0000000000  1.3200201988  \n",
      "6    0.0699999332  1.3900201321  \n",
      "7                                \n",
      "8    0.0000000000  1.3900201321  \n",
      "9    0.1099998951  1.5000200272  \n",
      "10                               \n",
      "11   0.0000000000  1.5000200272  \n",
      "12   0.1099998951  1.6100199223  \n",
      "13                               \n",
      "14   0.0899999142  1.7000198364  \n",
      "15   0.0999999046  1.8000197411  \n",
      "16                               \n",
      "17   0.0299999714  1.8300197124  \n",
      "18   0.0999999046  1.9300196171  \n",
      "19                               \n",
      "20   0.0199999809  1.9500195980  \n",
      "21   0.0499999523  2.0000195503  \n",
      "22                               \n",
      "23   0.0000000000  2.0000195503  \n",
      "24   0.1299998760  2.1300194263  \n",
      "25                               \n",
      "26   0.0000000000  2.1300194263  \n",
      "27   0.1400001049  2.2700195312  \n",
      "28                               \n",
      "29   0.0000000000  2.2700195312  \n",
      "30   0.1300001144  2.4000196457  \n",
      "31                               \n",
      "32   0.0000000000  2.4000196457  \n",
      "33   0.1300001144  2.5300197601  \n",
      "34                               \n",
      "35   0.0000000000  2.5300197601  \n",
      "36   0.1199998856  2.6500196457  \n",
      "37                               \n",
      "38   0.0000000000  2.6500196457  \n",
      "39   0.1099998951  2.7600195408  \n",
      "40                               \n",
      "41   0.0000000000  2.7600195408  \n",
      "42   0.1299999952  2.8900195360  \n",
      "43                               \n",
      "44   0.0000000000  2.8900195360  \n",
      "45   1.8400000334  4.7300195694  \n",
      "46                               \n",
      "47   0.0000000000  4.7300195694  \n",
      "48                 4.7300195694  \n",
      "49   4.0000000000  4.0000000000  \n",
      "50   1.1364400387  5.1364400387  \n",
      "51   0.0000000000  5.1364400387  \n",
      "52  -0.1199999973  5.0164400414  \n",
      "53                 5.0164399147  , 'HVTs': 28, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_acc4_regx0x', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'reg2reg', 'requiredTime': '5.0400199890', 'arrivalTime': '-5.2700209618', 'slack': '-0.2300006449', 'violated': True, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                         \n",
      "4                     fir_inst_acc4[0] (net)      7  14.1752948761   \n",
      "..                                       ...    ...            ...   \n",
      "68          clock network delay (propagated)                         \n",
      "69             clock reconvergence pessimism                         \n",
      "70  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                         \n",
      "71                        library setup time                         \n",
      "72                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.2000201941  1.2000201941  \n",
      "2    0.0000000000  1.2000201941  \n",
      "3    0.3600001335  1.5600203276  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "68   1.2000201941  5.2000201941  \n",
      "69   0.0000000000  5.2000201941  \n",
      "70                 5.2000201941  \n",
      "71  -0.1599999964  5.0400201976  \n",
      "72                 5.0400199890  \n",
      "\n",
      "[73 rows x 5 columns], 'HVTs': 44, 'LVTs': 0, 'RVTs': 0}}, 'Hold': {'comb': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.9092352390', 'slack': '2.9300253391', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2535.5549316406   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   134.0696258545   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     2.9269812107   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    30.3718814850   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    40.7783355713   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    60.2017707825   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3757.0898437500   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000252724  1.1792352945  \n",
      "4                                \n",
      "5    0.0199999809  1.1992352754  \n",
      "6    0.4400000572  1.6392353326  \n",
      "7                                \n",
      "8    0.0999999046  1.7392352372  \n",
      "9    0.2700001001  2.0092353374  \n",
      "10                               \n",
      "11   0.0000000000  2.0092353374  \n",
      "12   0.1000000238  2.1092353612  \n",
      "13                               \n",
      "14   0.0099999905  2.1192353517  \n",
      "15   0.0700000525  2.1892354041  \n",
      "16                               \n",
      "17   0.0099999905  2.1992353946  \n",
      "18   0.0599999428  2.2592353374  \n",
      "19                               \n",
      "20   0.0199999809  2.2792353183  \n",
      "21   1.6299999952  3.9092353135  \n",
      "22                               \n",
      "23   0.0000000000  3.9092353135  \n",
      "24                 3.9092352390  \n",
      "25   0.0000000000  0.0000000000  \n",
      "26   1.0992100239  1.0992100239  \n",
      "27   0.0000000000  1.0992100239  \n",
      "28  -0.1199999973  0.9792100266  \n",
      "29                 0.9792100191  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'tap1[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc0_regx0x', 'pathGroup': 'inputs', 'requiredTime': '1.0900201797', 'arrivalTime': '-1.7692352533', 'slack': '0.6792150140', 'violated': False, 'PathDetails':                                Path Element Fanout      Capacitance  \\\n",
      "0                     clock CLK (rise edge)                           \n",
      "1               clock network delay (ideal)                           \n",
      "2                      input external delay                           \n",
      "3                              tap1[0] (in)                           \n",
      "4                             tap1[0] (net)      1  2535.9316406250   \n",
      "5          I1025_W_tap1x0x/PADIO (I1025_EW)                           \n",
      "6           I1025_W_tap1x0x/DOUT (I1025_EW)                           \n",
      "7                     hvoHier_tap1[0] (net)     16    29.6491661072   \n",
      "8                      U977/A1 (AND2X1_HVT)                           \n",
      "9                       U977/Y (AND2X1_HVT)                           \n",
      "10                       fir_inst_N17 (net)      2     5.3864593506   \n",
      "11    fir_inst_acc0_regx0x/D (SDFFARX1_HVT)                           \n",
      "12                        data arrival time                           \n",
      "13                    clock CLK (rise edge)                           \n",
      "14         clock network delay (propagated)                           \n",
      "15            clock reconvergence pessimism                           \n",
      "16  fir_inst_acc0_regx0x/CLK (SDFFARX1_HVT)                           \n",
      "17                        library hold time                           \n",
      "18                       data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253320  1.1792353541  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353350  \n",
      "6    0.3999999762  1.5992353112  \n",
      "7                                \n",
      "8    0.0000000000  1.5992353112  \n",
      "9    0.1699999571  1.7692352682  \n",
      "10                               \n",
      "11   0.0000000000  1.7692352682  \n",
      "12                 1.7692352533  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.1600202322  1.1600202322  \n",
      "15   0.0000000000  1.1600202322  \n",
      "16                 1.1600202322  \n",
      "17  -0.0700000003  1.0900202319  \n",
      "18                 1.0900201797  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx12x', 'endPoint': 'yout[12] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.2200205326', 'slack': '2.2408103943', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1           clock network delay (propagated)                           \n",
      "2   fir_inst_yout_regx12x/CLK (SDFFARX1_HVT)                           \n",
      "3     fir_inst_yout_regx12x/Q (SDFFARX1_HVT)                           \n",
      "4                                n3084 (net)      2     6.4221959114   \n",
      "5           placeBUFT_RR_18/A (NBUFFX32_HVT)                           \n",
      "6           placeBUFT_RR_18/Y (NBUFFX32_HVT)                           \n",
      "7                           BUF_net_18 (net)      1   126.7368316650   \n",
      "8        D4I1025_N_youtx12x/DIN (D4I1025_NS)                           \n",
      "9      D4I1025_N_youtx12x/PADIO (D4I1025_NS)                           \n",
      "10                            yout[12] (net)      1  3757.0898437500   \n",
      "11                          yout[12] (inout)                           \n",
      "12                         data arrival time                           \n",
      "13                     clock CLK (rise edge)                           \n",
      "14               clock network delay (ideal)                           \n",
      "15             clock reconvergence pessimism                           \n",
      "16                     output external delay                           \n",
      "17                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3300001621  1.3100204468  \n",
      "4                                \n",
      "5    0.0000000000  1.3100204468  \n",
      "6    0.1100000143  1.4200204611  \n",
      "7                                \n",
      "8    0.1100000143  1.5300204754  \n",
      "9    1.6900000572  3.2200205326  \n",
      "10                               \n",
      "11   0.0000000000  3.2200205326  \n",
      "12                 3.2200205326  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.0992100239  1.0992100239  \n",
      "15   0.0000000000  1.0992100239  \n",
      "16  -0.1199999973  0.9792100266  \n",
      "17                 0.9792100191  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'GBA', 'startPoint': 'fir_inst_yout_regx7x', 'endPoint': 'fir_inst_buf1_regx13x', 'pathGroup': 'reg2reg', 'requiredTime': '1.1200202703', 'arrivalTime': '-1.3300203085', 'slack': '0.2100000978', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_yout_regx7x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_yout_regx7x/Q (SDFFARX2_HVT)                         \n",
      "4                                n3164 (net)      2  11.3716974258   \n",
      "5    fir_inst_buf1_regx13x/SI (SDFFARX2_HVT)                         \n",
      "6                          data arrival time                         \n",
      "7                      clock CLK (rise edge)                         \n",
      "8           clock network delay (propagated)                         \n",
      "9              clock reconvergence pessimism                         \n",
      "10  fir_inst_buf1_regx13x/CLK (SDFFARX2_HVT)                         \n",
      "11                         library hold time                         \n",
      "12                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3500000238  1.3300203085  \n",
      "4                                \n",
      "5    0.0000000000  1.3300203085  \n",
      "6                  1.3300203085  \n",
      "7    0.0000000000  0.0000000000  \n",
      "8    1.1800202131  1.1800202131  \n",
      "9    0.0000000000  1.1800202131  \n",
      "10                 1.1800202131  \n",
      "11  -0.0599999987  1.1200202145  \n",
      "12                 1.1200202703  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}}}, 'PBA': {'Setup': {'comb': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '5.0164399147', 'arrivalTime': '-4.3364648819', 'slack': '0.6799752116', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2510.4511718750   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   151.1372833252   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     3.5258135796   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    35.8957901001   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    48.4098701477   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    67.3676757812   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3769.1469726562   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000251532  1.2164651901  \n",
      "4                                \n",
      "5    0.0199999809  1.2364651710  \n",
      "6    0.5099999905  1.7464651614  \n",
      "7                                \n",
      "8    0.1200000048  1.8664651662  \n",
      "9    0.3100000620  2.1764652282  \n",
      "10                               \n",
      "11   0.0000000000  2.1764652282  \n",
      "12   0.1199998856  2.2964651138  \n",
      "13                               \n",
      "14   0.0099999905  2.3064651042  \n",
      "15   0.0799999237  2.3864650279  \n",
      "16                               \n",
      "17   0.0099999905  2.3964650184  \n",
      "18   0.0699999332  2.4664649516  \n",
      "19                               \n",
      "20   0.0299999714  2.4964649230  \n",
      "21   1.8399999142  4.3364648372  \n",
      "22                               \n",
      "23   0.0000000000  4.3364648372  \n",
      "24                 4.3364648819  \n",
      "25   4.0000000000  4.0000000000  \n",
      "26   1.1364400387  5.1364400387  \n",
      "27   0.0000000000  5.1364400387  \n",
      "28  -0.1199999973  5.0164400414  \n",
      "29                 5.0164399147  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'tap2[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'inputs', 'requiredTime': '5.0400199890', 'arrivalTime': '-5.4464654922', 'slack': '-0.4064452648', 'violated': True, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1                clock network delay (ideal)                           \n",
      "2                       input external delay                           \n",
      "3                               tap2[0] (in)                           \n",
      "4                              tap2[0] (net)      1  2510.4450683594   \n",
      "..                                       ...    ...              ...   \n",
      "71          clock network delay (propagated)                           \n",
      "72             clock reconvergence pessimism                           \n",
      "73  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                           \n",
      "74                        library setup time                           \n",
      "75                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.1364400387  1.1364400387  \n",
      "2    0.0799999982  1.2164400369  \n",
      "3    0.0000251532  1.2164651901  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "71   1.2000201941  5.2000201941  \n",
      "72   0.0000000000  5.2000201941  \n",
      "73                 5.2000201941  \n",
      "74  -0.1599999964  5.0400201976  \n",
      "75                 5.0400199890  \n",
      "\n",
      "[76 rows x 5 columns], 'HVTs': 42, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx14x', 'endPoint': 'yout[14] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '5.0164399147', 'arrivalTime': '-4.7300200462', 'slack': '0.2864199877', 'violated': False, 'PathDetails':                                    Path Element Fanout      Capacitance  \\\n",
      "0                         clock CLK (rise edge)                           \n",
      "1              clock network delay (propagated)                           \n",
      "2      fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                           \n",
      "3        fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                           \n",
      "4                                   n3192 (net)      2     5.4114699364   \n",
      "5                   placeBINV_R_6/A (INVX0_HVT)                           \n",
      "6                   placeBINV_R_6/Y (INVX0_HVT)                           \n",
      "7                               BUF_net_6 (net)      1     1.7094202042   \n",
      "8      clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                           \n",
      "9      clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                           \n",
      "10                             net_net_53 (net)      1    22.1689796448   \n",
      "11  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                           \n",
      "12  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                           \n",
      "13                     clock_optZBUF_11_7 (net)      1   121.8691177368   \n",
      "14               placeBINV_RR_53/A (INVX16_HVT)                           \n",
      "15               placeBINV_RR_53/Y (INVX16_HVT)                           \n",
      "16                                  n2199 (net)      1    72.8151473999   \n",
      "17                placeBINV_RR_63/A (INVX8_HVT)                           \n",
      "18                placeBINV_RR_63/Y (INVX8_HVT)                           \n",
      "19                             net_net_62 (net)      1    50.4118957520   \n",
      "20                placeBINV_RR_62/A (INVX2_HVT)                           \n",
      "21                placeBINV_RR_62/Y (INVX2_HVT)                           \n",
      "22                                  n1894 (net)      1     2.0015821457   \n",
      "23    clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                           \n",
      "24    clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                           \n",
      "25                            gre_net_210 (net)      1    13.9971408844   \n",
      "26    clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                           \n",
      "27    clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                           \n",
      "28                            gre_net_209 (net)      1    11.8573856354   \n",
      "29    clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                           \n",
      "30    clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                           \n",
      "31                            gre_net_208 (net)      1    11.8839197159   \n",
      "32    clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                           \n",
      "33    clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                           \n",
      "34                            gre_net_207 (net)      1    10.9403686523   \n",
      "35    clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                           \n",
      "36    clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                           \n",
      "37                            gre_net_206 (net)      1     8.7754974365   \n",
      "38    clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                           \n",
      "39    clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                           \n",
      "40                            gre_net_205 (net)      1     8.7013244629   \n",
      "41    clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                           \n",
      "42    clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                           \n",
      "43                            gre_net_204 (net)      1    24.1179122925   \n",
      "44          D4I1025_S_youtx14x/DIN (D4I1025_NS)                           \n",
      "45        D4I1025_S_youtx14x/PADIO (D4I1025_NS)                           \n",
      "46                               yout[14] (net)      1  3769.1469726562   \n",
      "47                             yout[14] (inout)                           \n",
      "48                            data arrival time                           \n",
      "49                        clock CLK (rise edge)                           \n",
      "50                  clock network delay (ideal)                           \n",
      "51                clock reconvergence pessimism                           \n",
      "52                        output external delay                           \n",
      "53                           data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0000202656  1.0000202656  \n",
      "2    0.0000000000  1.0000202656  \n",
      "3    0.3199999332  1.3200201988  \n",
      "4                                \n",
      "5    0.0000000000  1.3200201988  \n",
      "6    0.0700000525  1.3900202513  \n",
      "7                                \n",
      "8    0.0000000000  1.3900202513  \n",
      "9    0.1100000143  1.5000202656  \n",
      "10                               \n",
      "11   0.0000000000  1.5000202656  \n",
      "12   0.1100000143  1.6100202799  \n",
      "13                               \n",
      "14   0.0900000334  1.7000203133  \n",
      "15   0.1000000238  1.8000203371  \n",
      "16                               \n",
      "17   0.0299999714  1.8300203085  \n",
      "18   0.1000000238  1.9300203323  \n",
      "19                               \n",
      "20   0.0199999809  1.9500203133  \n",
      "21   0.0499999523  2.0000202656  \n",
      "22                               \n",
      "23   0.0000000000  2.0000202656  \n",
      "24   0.1299998760  2.1300201416  \n",
      "25                               \n",
      "26   0.0000000000  2.1300201416  \n",
      "27   0.1400001049  2.2700202465  \n",
      "28                               \n",
      "29   0.0000000000  2.2700202465  \n",
      "30   0.1299998760  2.4000201225  \n",
      "31                               \n",
      "32   0.0000000000  2.4000201225  \n",
      "33   0.1300001144  2.5300202370  \n",
      "34                               \n",
      "35   0.0000000000  2.5300202370  \n",
      "36   0.1199998856  2.6500201225  \n",
      "37                               \n",
      "38   0.0000000000  2.6500201225  \n",
      "39   0.1099998951  2.7600200176  \n",
      "40                               \n",
      "41   0.0000000000  2.7600200176  \n",
      "42   0.1299998760  2.8900198936  \n",
      "43                               \n",
      "44   0.0000000000  2.8900198936  \n",
      "45   1.8400001526  4.7300200462  \n",
      "46                               \n",
      "47   0.0000000000  4.7300200462  \n",
      "48                 4.7300200462  \n",
      "49   4.0000000000  4.0000000000  \n",
      "50   1.1364400387  5.1364400387  \n",
      "51   0.0000000000  5.1364400387  \n",
      "52  -0.1199999973  5.0164400414  \n",
      "53                 5.0164399147  , 'HVTs': 28, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'max', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_acc4_regx0x', 'endPoint': 'fir_inst_acc2_regx15x', 'pathGroup': 'reg2reg', 'requiredTime': '5.0400199890', 'arrivalTime': '-5.2700204849', 'slack': '-0.2300002873', 'violated': True, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                         \n",
      "4                     fir_inst_acc4[0] (net)      7  14.1752948761   \n",
      "..                                       ...    ...            ...   \n",
      "68          clock network delay (propagated)                         \n",
      "69             clock reconvergence pessimism                         \n",
      "70  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                         \n",
      "71                        library setup time                         \n",
      "72                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.2000201941  1.2000201941  \n",
      "2    0.0000000000  1.2000201941  \n",
      "3    0.3600000143  1.5600202084  \n",
      "4                                \n",
      "..            ...           ...  \n",
      "68   1.2000201941  5.2000201941  \n",
      "69   0.0000000000  5.2000201941  \n",
      "70                 5.2000201941  \n",
      "71  -0.1599999964  5.0400201976  \n",
      "72                 5.0400199890  \n",
      "\n",
      "[73 rows x 5 columns], 'HVTs': 44, 'LVTs': 0, 'RVTs': 0}}, 'Hold': {'comb': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'test_se (input port clocked by CLK)', 'endPoint': 'test_so (output port clocked by CLK)', 'pathGroup': 'comb', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.9092354774', 'slack': '2.9300253391', 'violated': False, 'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
      "0                  clock CLK (rise edge)                           \n",
      "1            clock network delay (ideal)                           \n",
      "2                   input external delay                           \n",
      "3                           test_se (in)                           \n",
      "4                          test_se (net)      1  2535.5549316406   \n",
      "5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
      "6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
      "7                  hvoHier_test_se (net)     35   134.0696258545   \n",
      "8                 U2794/S0 (MUX21X1_HVT)                           \n",
      "9                  U2794/Y (MUX21X1_HVT)                           \n",
      "10                           n3235 (net)      1     2.9269812107   \n",
      "11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
      "12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
      "13                      BUF_net_57 (net)      1    30.3718814850   \n",
      "14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
      "15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
      "16                      net_net_96 (net)      1    40.7783355713   \n",
      "17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
      "18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
      "19                           n3206 (net)      1    60.2017707825   \n",
      "20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
      "21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
      "22                         test_so (net)      1  3757.0898437500   \n",
      "23                       test_so (inout)                           \n",
      "24                     data arrival time                           \n",
      "25                 clock CLK (rise edge)                           \n",
      "26           clock network delay (ideal)                           \n",
      "27         clock reconvergence pessimism                           \n",
      "28                 output external delay                           \n",
      "29                    data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253916  1.1792354137  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353946  \n",
      "6    0.4400000572  1.6392354518  \n",
      "7                                \n",
      "8    0.1000000238  1.7392354757  \n",
      "9    0.2700001001  2.0092355758  \n",
      "10                               \n",
      "11   0.0000000000  2.0092355758  \n",
      "12   0.0999999046  2.1092354804  \n",
      "13                               \n",
      "14   0.0099999905  2.1192354709  \n",
      "15   0.0699999332  2.1892354041  \n",
      "16                               \n",
      "17   0.0099999905  2.1992353946  \n",
      "18   0.0599999428  2.2592353374  \n",
      "19                               \n",
      "20   0.0199999809  2.2792353183  \n",
      "21   1.6300001144  3.9092354327  \n",
      "22                               \n",
      "23   0.0000000000  3.9092354327  \n",
      "24                 3.9092354774  \n",
      "25   0.0000000000  0.0000000000  \n",
      "26   1.0992100239  1.0992100239  \n",
      "27   0.0000000000  1.0992100239  \n",
      "28  -0.1199999973  0.9792100266  \n",
      "29                 0.9792100191  , 'HVTs': 8, 'LVTs': 0, 'RVTs': 0}, 'inputs': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'tap1[0] (input port clocked by CLK)', 'endPoint': 'fir_inst_acc0_regx0x', 'pathGroup': 'inputs', 'requiredTime': '1.0900201797', 'arrivalTime': '-1.7692353725', 'slack': '0.6792150736', 'violated': False, 'PathDetails':                                Path Element Fanout      Capacitance  \\\n",
      "0                     clock CLK (rise edge)                           \n",
      "1               clock network delay (ideal)                           \n",
      "2                      input external delay                           \n",
      "3                              tap1[0] (in)                           \n",
      "4                             tap1[0] (net)      1  2535.9316406250   \n",
      "5          I1025_W_tap1x0x/PADIO (I1025_EW)                           \n",
      "6           I1025_W_tap1x0x/DOUT (I1025_EW)                           \n",
      "7                     hvoHier_tap1[0] (net)     16    29.6491661072   \n",
      "8                      U977/A1 (AND2X1_HVT)                           \n",
      "9                       U977/Y (AND2X1_HVT)                           \n",
      "10                       fir_inst_N17 (net)      2     5.3864593506   \n",
      "11    fir_inst_acc0_regx0x/D (SDFFARX1_HVT)                           \n",
      "12                        data arrival time                           \n",
      "13                    clock CLK (rise edge)                           \n",
      "14         clock network delay (propagated)                           \n",
      "15            clock reconvergence pessimism                           \n",
      "16  fir_inst_acc0_regx0x/CLK (SDFFARX1_HVT)                           \n",
      "17                        library hold time                           \n",
      "18                       data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    1.0992100239  1.0992100239  \n",
      "2    0.0799999982  1.1792100221  \n",
      "3    0.0000253916  1.1792354137  \n",
      "4                                \n",
      "5    0.0199999809  1.1992353946  \n",
      "6    0.3999999762  1.5992353708  \n",
      "7                                \n",
      "8    0.0000000000  1.5992353708  \n",
      "9    0.1699999571  1.7692353278  \n",
      "10                               \n",
      "11   0.0000000000  1.7692353278  \n",
      "12                 1.7692353725  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.1600202322  1.1600202322  \n",
      "15   0.0000000000  1.1600202322  \n",
      "16                 1.1600202322  \n",
      "17  -0.0700000003  1.0900202319  \n",
      "18                 1.0900201797  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'output': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx12x', 'endPoint': 'yout[12] (output port clocked by CLK)', 'pathGroup': 'output', 'requiredTime': '0.9792100191', 'arrivalTime': '-3.2200202942', 'slack': '2.2408101559', 'violated': False, 'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
      "0                      clock CLK (rise edge)                           \n",
      "1           clock network delay (propagated)                           \n",
      "2   fir_inst_yout_regx12x/CLK (SDFFARX1_HVT)                           \n",
      "3     fir_inst_yout_regx12x/Q (SDFFARX1_HVT)                           \n",
      "4                                n3084 (net)      2     6.4221959114   \n",
      "5           placeBUFT_RR_18/A (NBUFFX32_HVT)                           \n",
      "6           placeBUFT_RR_18/Y (NBUFFX32_HVT)                           \n",
      "7                           BUF_net_18 (net)      1   126.7368316650   \n",
      "8        D4I1025_N_youtx12x/DIN (D4I1025_NS)                           \n",
      "9      D4I1025_N_youtx12x/PADIO (D4I1025_NS)                           \n",
      "10                            yout[12] (net)      1  3757.0898437500   \n",
      "11                          yout[12] (inout)                           \n",
      "12                         data arrival time                           \n",
      "13                     clock CLK (rise edge)                           \n",
      "14               clock network delay (ideal)                           \n",
      "15             clock reconvergence pessimism                           \n",
      "16                     output external delay                           \n",
      "17                        data required time                           \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3300000429  1.3100203276  \n",
      "4                                \n",
      "5    0.0000000000  1.3100203276  \n",
      "6    0.1100000143  1.4200203419  \n",
      "7                                \n",
      "8    0.1100000143  1.5300203562  \n",
      "9    1.6899999380  3.2200202942  \n",
      "10                               \n",
      "11   0.0000000000  3.2200202942  \n",
      "12                 3.2200202942  \n",
      "13   0.0000000000  0.0000000000  \n",
      "14   1.0992100239  1.0992100239  \n",
      "15   0.0000000000  1.0992100239  \n",
      "16  -0.1199999973  0.9792100266  \n",
      "17                 0.9792100191  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}, 'reg2reg': {'pathType': 'full', 'delayType': 'min', 'maxPath': '1', 'designName': 'full_chip_fir', 'analysisMode': 'PBA', 'startPoint': 'fir_inst_yout_regx7x', 'endPoint': 'fir_inst_buf1_regx13x', 'pathGroup': 'reg2reg', 'requiredTime': '1.1200202703', 'arrivalTime': '-1.3300203085', 'slack': '0.2100000978', 'violated': False, 'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
      "0                      clock CLK (rise edge)                         \n",
      "1           clock network delay (propagated)                         \n",
      "2    fir_inst_yout_regx7x/CLK (SDFFARX2_HVT)                         \n",
      "3      fir_inst_yout_regx7x/Q (SDFFARX2_HVT)                         \n",
      "4                                n3164 (net)      2  11.3716974258   \n",
      "5    fir_inst_buf1_regx13x/SI (SDFFARX2_HVT)                         \n",
      "6                          data arrival time                         \n",
      "7                      clock CLK (rise edge)                         \n",
      "8           clock network delay (propagated)                         \n",
      "9              clock reconvergence pessimism                         \n",
      "10  fir_inst_buf1_regx13x/CLK (SDFFARX2_HVT)                         \n",
      "11                         library hold time                         \n",
      "12                        data required time                         \n",
      "\n",
      "        Increment          Path  \n",
      "0    0.0000000000  0.0000000000  \n",
      "1    0.9800202847  0.9800202847  \n",
      "2    0.0000000000  0.9800202847  \n",
      "3    0.3500000238  1.3300203085  \n",
      "4                                \n",
      "5    0.0000000000  1.3300203085  \n",
      "6                  1.3300203085  \n",
      "7    0.0000000000  0.0000000000  \n",
      "8    1.1800202131  1.1800202131  \n",
      "9    0.0000000000  1.1800202131  \n",
      "10                 1.1800202131  \n",
      "11  -0.0599999987  1.1200202145  \n",
      "12                 1.1200202703  , 'HVTs': 4, 'LVTs': 0, 'RVTs': 0}}}}\n"
     ]
    }
   ],
   "source": [
    "finaldict={}\n",
    "rootdir = \"/Users/abelmathew/Desktop/Semester 2/VDA2/Project/Files\"\n",
    "for folders in os.listdir(rootdir):\n",
    "    a={}\n",
    "    dummydict_pba={}\n",
    "    dummydict_gba={}\n",
    "    dummydict_design={}\n",
    "#     print(dummydict_design)\n",
    "    if(os.path.exists(os.path.join(rootdir,folders))):\n",
    "        if not folders.startswith(\".\"):       \n",
    "            for files in os.listdir(os.path.join(rootdir,folders)):\n",
    "                if not files.startswith(\".\"):\n",
    "                    designdirName=folders\n",
    "#                     print(designdirName)\n",
    "                    a[files]=fileParsing(files,rootdir,designdirName)\n",
    "#     print(a)\n",
    "            for key in a:\n",
    "                if(\"gba\" in key):\n",
    "                    if(\"setup\" in key):\n",
    "                        dummydict_gba[\"Setup\"]=a[key]\n",
    "                    elif(\"hold\" in key):\n",
    "                        dummydict_gba[\"Hold\"]=a[key]\n",
    "\n",
    "                if(\"pba\" in key):\n",
    "                    if(\"setup\" in key):\n",
    "                        dummydict_pba[\"Setup\"]=a[key]\n",
    "                    elif(\"hold\" in key):\n",
    "                        dummydict_pba[\"Hold\"]=a[key]\n",
    "#     print(designdirName,dummydict_gba)\n",
    "            dummydict_design[\"GBA\"]=dummydict_gba\n",
    "            dummydict_design[\"PBA\"]=dummydict_pba\n",
    "            finaldict[designdirName]=dummydict_design\n",
    "            print(designdirName,dummydict_design)\n",
    "\n",
    "            \n",
    "    #append to final"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 123,
   "id": "8ac9c005",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pba_period4_fir.timing_setup.rpt\n",
      "pba_period4_fir.timing_hold.rpt\n"
     ]
    }
   ],
   "source": [
    "dummydict_pba={}\n",
    "dummydict_gba={}\n",
    "for key in a:\n",
    "    if(\"gba\" in key):\n",
    "        if(\"setup\" in key):\n",
    "            dummydict_gba[\"Setup\"]=a[key]\n",
    "        elif(\"hold\" in key):\n",
    "            dummydict_gba[\"Hold\"]=a[key]\n",
    "            \n",
    "    if(\"pba\" in key):\n",
    "        if(\"setup\" in key):\n",
    "            dummydict_pba[\"Setup\"]=a[key]\n",
    "        elif(\"hold\" in key):\n",
    "            dummydict_pba[\"Hold\"]=a[key]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 150,
   "id": "7a47ebd8",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "dict_keys(['FIR_Period8', 'FIR_Period4'])"
      ]
     },
     "execution_count": 150,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "finaldict.keys()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "08821c21",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'comb': {'pathType': 'full',\n",
       "  'delayType': 'max',\n",
       "  'maxPath': '1',\n",
       "  'designName': 'full_chip_fir',\n",
       "  'analysisMode': 'PBA',\n",
       "  'startPoint': 'test_se (input port clocked by CLK)',\n",
       "  'endPoint': 'test_so (output port clocked by CLK)',\n",
       "  'pathGroup': 'comb',\n",
       "  'requiredTime': '9.0164403915',\n",
       "  'arrivalTime': '-4.3364648819',\n",
       "  'slack': '4.6799750328',\n",
       "  'violated': False,\n",
       "  'PathDetails':                             Path Element Fanout      Capacitance  \\\n",
       "  0                  clock CLK (rise edge)                           \n",
       "  1            clock network delay (ideal)                           \n",
       "  2                   input external delay                           \n",
       "  3                           test_se (in)                           \n",
       "  4                          test_se (net)      1  2510.4511718750   \n",
       "  5       I1025_W_test_se/PADIO (I1025_EW)                           \n",
       "  6        I1025_W_test_se/DOUT (I1025_EW)                           \n",
       "  7                  hvoHier_test_se (net)     35   151.1372833252   \n",
       "  8                 U2794/S0 (MUX21X1_HVT)                           \n",
       "  9                  U2794/Y (MUX21X1_HVT)                           \n",
       "  10                           n3235 (net)      1     3.5258135796   \n",
       "  11       placeBUFT_RR_57/A (NBUFFX8_HVT)                           \n",
       "  12       placeBUFT_RR_57/Y (NBUFFX8_HVT)                           \n",
       "  13                      BUF_net_57 (net)      1    35.8957901001   \n",
       "  14         placeBINV_RR_97/A (INVX8_HVT)                           \n",
       "  15         placeBINV_RR_97/Y (INVX8_HVT)                           \n",
       "  16                      net_net_96 (net)      1    48.4098701477   \n",
       "  17        placeBINV_RR_96/A (INVX16_HVT)                           \n",
       "  18        placeBINV_RR_96/Y (INVX16_HVT)                           \n",
       "  19                           n3206 (net)      1    67.3676757812   \n",
       "  20    D4I1025_W_test_so/DIN (D4I1025_EW)                           \n",
       "  21  D4I1025_W_test_so/PADIO (D4I1025_EW)                           \n",
       "  22                         test_so (net)      1  3769.1469726562   \n",
       "  23                       test_so (inout)                           \n",
       "  24                     data arrival time                           \n",
       "  25                 clock CLK (rise edge)                           \n",
       "  26           clock network delay (ideal)                           \n",
       "  27         clock reconvergence pessimism                           \n",
       "  28                 output external delay                           \n",
       "  29                    data required time                           \n",
       "  \n",
       "          Increment          Path  \n",
       "  0    0.0000000000  0.0000000000  \n",
       "  1    1.1364400387  1.1364400387  \n",
       "  2    0.0799999982  1.2164400369  \n",
       "  3    0.0000251532  1.2164651901  \n",
       "  4                                \n",
       "  5    0.0199999809  1.2364651710  \n",
       "  6    0.5099999905  1.7464651614  \n",
       "  7                                \n",
       "  8    0.1200000048  1.8664651662  \n",
       "  9    0.3100000620  2.1764652282  \n",
       "  10                               \n",
       "  11   0.0000000000  2.1764652282  \n",
       "  12   0.1199998856  2.2964651138  \n",
       "  13                               \n",
       "  14   0.0099999905  2.3064651042  \n",
       "  15   0.0799999237  2.3864650279  \n",
       "  16                               \n",
       "  17   0.0099999905  2.3964650184  \n",
       "  18   0.0699999332  2.4664649516  \n",
       "  19                               \n",
       "  20   0.0299999714  2.4964649230  \n",
       "  21   1.8399999142  4.3364648372  \n",
       "  22                               \n",
       "  23   0.0000000000  4.3364648372  \n",
       "  24                 4.3364648819  \n",
       "  25   8.0000000000  8.0000000000  \n",
       "  26   1.1364400387  9.1364400387  \n",
       "  27   0.0000000000  9.1364400387  \n",
       "  28  -0.1199999973  9.0164400414  \n",
       "  29                 9.0164403915  ,\n",
       "  'HVTs': 8,\n",
       "  'LVTs': 0,\n",
       "  'RVTs': 0},\n",
       " 'inputs': {'pathType': 'full',\n",
       "  'delayType': 'max',\n",
       "  'maxPath': '1',\n",
       "  'designName': 'full_chip_fir',\n",
       "  'analysisMode': 'PBA',\n",
       "  'startPoint': 'tap2[0] (input port clocked by CLK)',\n",
       "  'endPoint': 'fir_inst_acc2_regx15x',\n",
       "  'pathGroup': 'inputs',\n",
       "  'requiredTime': '9.0400199890',\n",
       "  'arrivalTime': '-5.4464654922',\n",
       "  'slack': '3.5935547352',\n",
       "  'violated': False,\n",
       "  'PathDetails':                                 Path Element Fanout      Capacitance  \\\n",
       "  0                      clock CLK (rise edge)                           \n",
       "  1                clock network delay (ideal)                           \n",
       "  2                       input external delay                           \n",
       "  3                               tap2[0] (in)                           \n",
       "  4                              tap2[0] (net)      1  2510.4450683594   \n",
       "  ..                                       ...    ...              ...   \n",
       "  71          clock network delay (propagated)                           \n",
       "  72             clock reconvergence pessimism                           \n",
       "  73  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                           \n",
       "  74                        library setup time                           \n",
       "  75                        data required time                           \n",
       "  \n",
       "          Increment          Path  \n",
       "  0    0.0000000000  0.0000000000  \n",
       "  1    1.1364400387  1.1364400387  \n",
       "  2    0.0799999982  1.2164400369  \n",
       "  3    0.0000251532  1.2164651901  \n",
       "  4                                \n",
       "  ..            ...           ...  \n",
       "  71   1.2000201941  9.2000201941  \n",
       "  72   0.0000000000  9.2000201941  \n",
       "  73                 9.2000201941  \n",
       "  74  -0.1599999964  9.0400201976  \n",
       "  75                 9.0400199890  \n",
       "  \n",
       "  [76 rows x 5 columns],\n",
       "  'HVTs': 42,\n",
       "  'LVTs': 0,\n",
       "  'RVTs': 0},\n",
       " 'output': {'pathType': 'full',\n",
       "  'delayType': 'max',\n",
       "  'maxPath': '1',\n",
       "  'designName': 'full_chip_fir',\n",
       "  'analysisMode': 'PBA',\n",
       "  'startPoint': 'fir_inst_yout_regx14x',\n",
       "  'endPoint': 'yout[14] (output port clocked by CLK)',\n",
       "  'pathGroup': 'output',\n",
       "  'requiredTime': '9.0164403915',\n",
       "  'arrivalTime': '-4.7300200462',\n",
       "  'slack': '4.2864198685',\n",
       "  'violated': False,\n",
       "  'PathDetails':                                    Path Element Fanout      Capacitance  \\\n",
       "  0                         clock CLK (rise edge)                           \n",
       "  1              clock network delay (propagated)                           \n",
       "  2      fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                           \n",
       "  3        fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                           \n",
       "  4                                   n3192 (net)      2     5.4114699364   \n",
       "  5                   placeBINV_R_6/A (INVX0_HVT)                           \n",
       "  6                   placeBINV_R_6/Y (INVX0_HVT)                           \n",
       "  7                               BUF_net_6 (net)      1     1.7094202042   \n",
       "  8      clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                           \n",
       "  9      clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                           \n",
       "  10                             net_net_53 (net)      1    22.1689796448   \n",
       "  11  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                           \n",
       "  12  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                           \n",
       "  13                     clock_optZBUF_11_7 (net)      1   121.8691177368   \n",
       "  14               placeBINV_RR_53/A (INVX16_HVT)                           \n",
       "  15               placeBINV_RR_53/Y (INVX16_HVT)                           \n",
       "  16                                  n2199 (net)      1    72.8151473999   \n",
       "  17                placeBINV_RR_63/A (INVX8_HVT)                           \n",
       "  18                placeBINV_RR_63/Y (INVX8_HVT)                           \n",
       "  19                             net_net_62 (net)      1    50.4118957520   \n",
       "  20                placeBINV_RR_62/A (INVX2_HVT)                           \n",
       "  21                placeBINV_RR_62/Y (INVX2_HVT)                           \n",
       "  22                                  n1894 (net)      1     2.0015821457   \n",
       "  23    clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                           \n",
       "  24    clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                           \n",
       "  25                            gre_net_210 (net)      1    13.9971408844   \n",
       "  26    clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                           \n",
       "  27    clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                           \n",
       "  28                            gre_net_209 (net)      1    11.8573856354   \n",
       "  29    clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                           \n",
       "  30    clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                           \n",
       "  31                            gre_net_208 (net)      1    11.8839197159   \n",
       "  32    clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                           \n",
       "  33    clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                           \n",
       "  34                            gre_net_207 (net)      1    10.9403686523   \n",
       "  35    clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                           \n",
       "  36    clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                           \n",
       "  37                            gre_net_206 (net)      1     8.7754974365   \n",
       "  38    clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                           \n",
       "  39    clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                           \n",
       "  40                            gre_net_205 (net)      1     8.7013244629   \n",
       "  41    clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                           \n",
       "  42    clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                           \n",
       "  43                            gre_net_204 (net)      1    24.1179122925   \n",
       "  44          D4I1025_S_youtx14x/DIN (D4I1025_NS)                           \n",
       "  45        D4I1025_S_youtx14x/PADIO (D4I1025_NS)                           \n",
       "  46                               yout[14] (net)      1  3769.1469726562   \n",
       "  47                             yout[14] (inout)                           \n",
       "  48                            data arrival time                           \n",
       "  49                        clock CLK (rise edge)                           \n",
       "  50                  clock network delay (ideal)                           \n",
       "  51                clock reconvergence pessimism                           \n",
       "  52                        output external delay                           \n",
       "  53                           data required time                           \n",
       "  \n",
       "          Increment          Path  \n",
       "  0    0.0000000000  0.0000000000  \n",
       "  1    1.0000202656  1.0000202656  \n",
       "  2    0.0000000000  1.0000202656  \n",
       "  3    0.3199999332  1.3200201988  \n",
       "  4                                \n",
       "  5    0.0000000000  1.3200201988  \n",
       "  6    0.0700000525  1.3900202513  \n",
       "  7                                \n",
       "  8    0.0000000000  1.3900202513  \n",
       "  9    0.1100000143  1.5000202656  \n",
       "  10                               \n",
       "  11   0.0000000000  1.5000202656  \n",
       "  12   0.1100000143  1.6100202799  \n",
       "  13                               \n",
       "  14   0.0900000334  1.7000203133  \n",
       "  15   0.1000000238  1.8000203371  \n",
       "  16                               \n",
       "  17   0.0299999714  1.8300203085  \n",
       "  18   0.1000000238  1.9300203323  \n",
       "  19                               \n",
       "  20   0.0199999809  1.9500203133  \n",
       "  21   0.0499999523  2.0000202656  \n",
       "  22                               \n",
       "  23   0.0000000000  2.0000202656  \n",
       "  24   0.1299998760  2.1300201416  \n",
       "  25                               \n",
       "  26   0.0000000000  2.1300201416  \n",
       "  27   0.1400001049  2.2700202465  \n",
       "  28                               \n",
       "  29   0.0000000000  2.2700202465  \n",
       "  30   0.1299998760  2.4000201225  \n",
       "  31                               \n",
       "  32   0.0000000000  2.4000201225  \n",
       "  33   0.1300001144  2.5300202370  \n",
       "  34                               \n",
       "  35   0.0000000000  2.5300202370  \n",
       "  36   0.1199998856  2.6500201225  \n",
       "  37                               \n",
       "  38   0.0000000000  2.6500201225  \n",
       "  39   0.1099998951  2.7600200176  \n",
       "  40                               \n",
       "  41   0.0000000000  2.7600200176  \n",
       "  42   0.1299998760  2.8900198936  \n",
       "  43                               \n",
       "  44   0.0000000000  2.8900198936  \n",
       "  45   1.8400001526  4.7300200462  \n",
       "  46                               \n",
       "  47   0.0000000000  4.7300200462  \n",
       "  48                 4.7300200462  \n",
       "  49   8.0000000000  8.0000000000  \n",
       "  50   1.1364400387  9.1364400387  \n",
       "  51   0.0000000000  9.1364400387  \n",
       "  52  -0.1199999973  9.0164400414  \n",
       "  53                 9.0164403915  ,\n",
       "  'HVTs': 28,\n",
       "  'LVTs': 0,\n",
       "  'RVTs': 0},\n",
       " 'reg2reg': {'pathType': 'full',\n",
       "  'delayType': 'max',\n",
       "  'maxPath': '1',\n",
       "  'designName': 'full_chip_fir',\n",
       "  'analysisMode': 'PBA',\n",
       "  'startPoint': 'fir_inst_acc4_regx0x',\n",
       "  'endPoint': 'fir_inst_acc2_regx15x',\n",
       "  'pathGroup': 'reg2reg',\n",
       "  'requiredTime': '9.0400199890',\n",
       "  'arrivalTime': '-5.2700204849',\n",
       "  'slack': '3.7699997425',\n",
       "  'violated': False,\n",
       "  'PathDetails':                                 Path Element Fanout    Capacitance  \\\n",
       "  0                      clock CLK (rise edge)                         \n",
       "  1           clock network delay (propagated)                         \n",
       "  2    fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                         \n",
       "  3      fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                         \n",
       "  4                     fir_inst_acc4[0] (net)      7  14.1752948761   \n",
       "  ..                                       ...    ...            ...   \n",
       "  68          clock network delay (propagated)                         \n",
       "  69             clock reconvergence pessimism                         \n",
       "  70  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                         \n",
       "  71                        library setup time                         \n",
       "  72                        data required time                         \n",
       "  \n",
       "          Increment          Path  \n",
       "  0    0.0000000000  0.0000000000  \n",
       "  1    1.2000201941  1.2000201941  \n",
       "  2    0.0000000000  1.2000201941  \n",
       "  3    0.3600000143  1.5600202084  \n",
       "  4                                \n",
       "  ..            ...           ...  \n",
       "  68   1.2000201941  9.2000201941  \n",
       "  69   0.0000000000  9.2000201941  \n",
       "  70                 9.2000201941  \n",
       "  71  -0.1599999964  9.0400201976  \n",
       "  72                 9.0400199890  \n",
       "  \n",
       "  [73 rows x 5 columns],\n",
       "  'HVTs': 44,\n",
       "  'LVTs': 0,\n",
       "  'RVTs': 0}}"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "fp_phase1_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 234,
   "id": "510f121c",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "expected ':' (3643867847.py, line 103)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn [234], line 103\u001b[0;36m\u001b[0m\n\u001b[0;31m    if \"v\"\u001b[0m\n\u001b[0m          ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m expected ':'\n"
     ]
    }
   ],
   "source": [
    "Point=[]\n",
    "Incr=[]\n",
    "Path=[]\n",
    "\n",
    "initialCase=1\n",
    "fileName=\"mac_wi_sm.timing.rpt\"\n",
    "fileNamePath=rootdir+\"/\"+fileName\n",
    "timingFile=open(fileNamePath,'r')\n",
    "for line in timingFile.readlines():\n",
    "    if line.strip():\n",
    "#         print(line)\n",
    "        match initialCase:\n",
    "            case 1 : \n",
    "                if \"-path_type\" in line:\n",
    "                    pathType=line.split(\" \")[-1].strip()\n",
    "                    initialCase=2\n",
    "                    continue\n",
    "            case 2 :\n",
    "                if \"-delay_type\" in line: \n",
    "                    delayType=line.split(\" \")[-1].strip()\n",
    "                    initialCase=3\n",
    "                    continue\n",
    "            case 3 :\n",
    "                if \"-max_path\" in line:\n",
    "                    maxPath=line.split(\" \")[-1].strip()\n",
    "    #                 print(maxPath)\n",
    "                    initialCase=4\n",
    "                    continue\n",
    "            case 4 :\n",
    "                if \"Design :\" in line:\n",
    "                    designName=line.split(\" \")[-1].strip()\n",
    "                    initialCase=5\n",
    "                    continue\n",
    "            case 5 :\n",
    "                if \"Startpoint\" in line:\n",
    "                    startPoint=line.split(\":\")[-1][1:].strip()\n",
    "                    initialCase=6\n",
    "                    continue\n",
    "            case 6 :\n",
    "                if \"Endpoint\" in line:\n",
    "                    endPoint=line.split(\":\")[-1][1:].strip()\n",
    "    #                 print(endPoint)\n",
    "                    initialCase=7\n",
    "                    continue\n",
    "            case 7 : \n",
    "                if \"Path Group:\" in line:\n",
    "                    pathGroup=line.split(\":\")[-1][1:].strip()\n",
    "    #                 print(pathGroup)\n",
    "                    initialCase=8\n",
    "                    continue\n",
    "            case 8 : \n",
    "                if (\"Point\" in line)and(\"Incr\" in line)and(\"Path\" in line):\n",
    "                    initialCase=9\n",
    "                    continue\n",
    "            case 9 :\n",
    "                if \"----------\" in line:\n",
    "#                     print(line)\n",
    "                    initialCase=10\n",
    "                    continue\n",
    "            case 10 : \n",
    "                \n",
    "                if \"---------\" in line:\n",
    "                    initialCase=11\n",
    "                    continue\n",
    "                else:\n",
    "                    templine=line.split(\"    \")\n",
    "#                     print(templine)\n",
    "                    if(\"\\n\" in templine[0]):\n",
    "                        Point.append(templine[0].strip())\n",
    "                        initialCase=12\n",
    "                        continue\n",
    "                    else:\n",
    "                        Point.append(templine[0].strip())\n",
    "                        Incr.append(templine[-2].strip())\n",
    "#                         print(Incr)\n",
    "                        Path.append(templine[-1].strip())\n",
    "#                     print(line)\n",
    "            case 11 :\n",
    "#                 print(line)\n",
    "                if \"required time\" in line:\n",
    "                    requiredTime=line.split(\" \")[-1].strip()\n",
    "                    initialCase=13\n",
    "                    continue\n",
    "                    \n",
    "        \n",
    "            case 12 :\n",
    "                templineinter=line.split(\"    \")\n",
    "#                 print(templineinter)\n",
    "                Incr.append(templineinter[-2].strip())\n",
    "                Path.append(templineinter[-1].strip().replace(\"~\",\"\"))\n",
    "                initialCase=10\n",
    "                continue\n",
    "            \n",
    "            case 13 : \n",
    "                print(line)\n",
    "                if \"arrival time\" in line:\n",
    "                    arrivalTime=line.split(\"  \")[-1].strip()\n",
    "                    initialCase=14\n",
    "                    continue\n",
    "            case 14 :\n",
    "                if \"slack\" in line:\n",
    "                    slack=line.split(\"  \")[-1].strip()\n",
    "                if \"v\"\n",
    "                    initialCase=15\n",
    "                    \n",
    "                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 207,
   "id": "65e2cf70",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "remove_char=[\"~\",\"f\",\"r\"]\n",
    "Path1=[]\n",
    "for s in Path:\n",
    "    for cha in remove_char:\n",
    "        s=s.replace(cha,\"\")\n",
    "    Path1.append(s.strip()) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 208,
   "id": "db22bd6e",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "timingData={\"Path Element\":Point,\"Increment\":Incr,\"Path\":Path1}\n",
    "df=pd.DataFrame(timingData)\n",
    "trialdict={\"pathType\":pathType,\"delayType\":delayType,\"maxPath\":maxPath,\"designName\":designName,\"startPoint\":startPoint,\"endPoint\":endPoint,\"pathGroup\":pathGroup,\"DataF\":df}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "0e569471",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "mac_wi_sm.timing.rpt\n",
      "mac_wi_sm.timing_derated_setup.rpt\n",
      "mac_wi_sm.timing_final_place.rpt\n"
     ]
    }
   ],
   "source": [
    "rootdir = \"/Users/abelmathew/Desktop/Semester 2/VDA2/Project/Files\"\n",
    "preProcessing(rootdir)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
