#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: HYD-LT-I31063

# Tue May  7 17:35:23 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\DATA_HANDLE.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\Coef_Buff\IGL2_FIR_FILTER_Coef_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FCCC_0\IGL2_FIR_FILTER_FCCC_0_FCCC.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Im_Buff\IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Re_Buff\IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_IN_Buff\IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_Out_Buff\IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\IGL2_FIR_FILTER_COREFFT_0_ram_smGen.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\twiddle32.v" (library COREFFT_LIB)
@N: CG347 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\twiddle32.v":35:25:35:37|Read a parallel_case directive.
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac_lib.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v" (library COREFIR_LIB)
@I:"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\IGL2_FIR_FILTER_COREFIR_0_coef.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_COREFIR.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\IGL2_FIR_FILTER.v" (library work)
Verilog syntax check successful!
Selecting top level module IGL2_FIR_FILTER
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":382:7:382:13|Synthesizing module RAM1K18 in library work.
Running optimization stage 1 on RAM1K18 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\Coef_Buff\IGL2_FIR_FILTER_Coef_Buff_TPSRAM.v":5:7:5:38|Synthesizing module IGL2_FIR_FILTER_Coef_Buff_TPSRAM in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_Coef_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\Coef_Buff\IGL2_FIR_FILTER_Coef_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG775 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":28:7:28:39|Component IGL2_FIR_FILTER_COREFFT_0_COREFFT not found in library "work" or "__hyper__lib__", but found in library COREFFT_LIB
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":28:7:28:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_COREFFT in library COREFFT_LIB.

	FPGA_FAMILY=32'b00000000000000000000000000010011
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	CFG_ARCH=32'b00000000000000000000000000000001
	DATA_BITS=32'b00000000000000000000000000010010
	TWID_BITS=32'b00000000000000000000000000010010
	FFT_SIZE=32'b00000000000000000000000100000000
	SCALE_ON=32'b00000000000000000000000000000001
	SCALE_SCH=32'b00000000000000000000000011111111
	ORDER=32'b00000000000000000000000000000000
	INVERSE=32'b00000000000000000000000000000000
	SCALE=32'b00000000000000000000000000000000
	POINTS=32'b00000000000000000000000100000000
	WIDTH=32'b00000000000000000000000000010000
	MEMBUF=32'b00000000000000000000000000000001
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	NO_RAM=32'b00000000000000000000000000000000
	LOG2PTS=32'b00000000000000000000000000001000
	LOGLOG2PTS=32'b00000000000000000000000000000011
	FLOGLOG2PTS=32'b00000000000000000000000000000100
	STREAM_DATAO_BITS=32'b00000000000000000000000000010010
	IN_BITS=32'b00000000000000000000000000010000
	OUTP_BITS=32'b00000000000000000000000000010000
   Generated name = IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":445:7:445:24|Synthesizing module fft_inpl_slowClock in library COREFFT_LIB.
Running optimization stage 1 on fft_inpl_slowClock .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_bit_reg_2s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":29:7:29:22|Synthesizing module fft_inpl_kitEdge in library COREFFT_LIB.

	FRONT_EDGE=32'b00000000000000000000000000000000
   Generated name = fft_inpl_kitEdge_0s
Running optimization stage 1 on fft_inpl_kitEdge_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":126:7:126:24|Synthesizing module fft_inpl_counter_w in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000001010
	TC=32'b00000000000000000000000010001001
   Generated name = fft_inpl_counter_w_10_137s
Running optimization stage 1 on fft_inpl_counter_w_10_137s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":70:7:70:22|Synthesizing module fft_inpl_counter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000101
	TC=32'b00000000000000000000000000000111
   Generated name = fft_inpl_counter_5_7
Running optimization stage 1 on fft_inpl_counter_5_7 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000011
   Generated name = fft_inpl_kitDelay_bit_reg_3s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_3s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":361:7:361:25|Synthesizing module fft_inpl_rdFFTtimer in library COREFFT_LIB.

	HALFPTS=32'b00000000000000000000000010000000
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_rdFFTtimer_128s_8_3_10s_1s
Running optimization stage 1 on fft_inpl_rdFFTtimer_128s_8_3_10s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000001010
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_10_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_10_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000101
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_5_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_5_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitDelay_bit_reg_1s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":99:7:99:24|Synthesizing module fft_inpl_kitCountS in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000111
	DCVALUE=32'b00000000000000000000000001111111
	BUILD_DC=32'b00000000000000000000000000000000
   Generated name = fft_inpl_kitCountS_7_127s_0s
Running optimization stage 1 on fft_inpl_kitCountS_7_127s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000111
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_7_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_7_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000001
	DELAY=32'b00000000000000000000000000001010
   Generated name = fft_inpl_kitDelay_reg_1s_10s
Running optimization stage 1 on fft_inpl_kitDelay_reg_1s_10s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":70:7:70:22|Synthesizing module fft_inpl_counter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000001000
	TC=32'b00000000000000000000000011111111
   Generated name = fft_inpl_counter_8_255s
Running optimization stage 1 on fft_inpl_counter_8_255s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":481:7:481:24|Synthesizing module fft_inpl_inBuf_ldA in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	LOGPTS=32'b00000000000000000000000000001000
   Generated name = fft_inpl_inBuf_ldA_256s_8
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":502:7:502:15|Removing wire load_over, as there is no assignment to it.
Running optimization stage 1 on fft_inpl_inBuf_ldA_256s_8 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":623:7:623:30|Synthesizing module fft_inpl_inBuf_fftA_pipe in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_inBuf_fftA_pipe_8_3
Running optimization stage 1 on fft_inpl_inBuf_fftA_pipe_8_3 .......
@W: CL265 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":675:2:675:7|Removing unused bit 6 of mask1_r[6:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":695:7:695:22|Synthesizing module fft_inpl_twid_rA in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_twid_rA_8_3
Running optimization stage 1 on fft_inpl_twid_rA_8_3 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000100
   Generated name = fft_inpl_kitDelay_bit_reg_4s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":405:7:405:28|Synthesizing module fft_inpl_kitSync_ngrst in library COREFFT_LIB.

	PULSE_WIDTH=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitSync_ngrst_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":412:13:412:17|Object tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fft_inpl_kitSync_ngrst_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":161:7:161:23|Synthesizing module fft_inpl_bcounter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000111
   Generated name = fft_inpl_bcounter_7
Running optimization stage 1 on fft_inpl_bcounter_7 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":739:7:739:26|Synthesizing module fft_inpl_twid_wA_gen in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_twid_wA_gen_8_3
Running optimization stage 1 on fft_inpl_twid_wA_gen_8_3 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000011
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_3_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_3_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":532:7:532:22|Synthesizing module fft_inpl_outBufA in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	LOGPTS=32'b00000000000000000000000000001000
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_outBufA_256s_8_1s
Running optimization stage 1 on fft_inpl_outBufA_256s_8_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":29:7:29:21|Synthesizing module fft_inpl_sm_top in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	HALFPTS=32'b00000000000000000000000010000000
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_sm_top_256s_128s_8_3_10s_1s
Running optimization stage 1 on fft_inpl_sm_top_256s_128s_8_3_10s_1s .......
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":234:61:234:72|Removing instance wStage_dly_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":118:38:118:50|Removing instance edge_detect_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":249:7:249:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_inPlace in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = IGL2_FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":163:7:163:40|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_inBuffer in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = IGL2_FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":36:7:36:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_wrapRam in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	RAM_DEPTH=32'b00000000000000000000000010000000
	SMARTGEN=32'b00000000000000000000000000000001
   Generated name = IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\IGL2_FIR_FILTER_COREFFT_0_ram_smGen.v":5:7:5:41|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_ram_smGen in library COREFFT_LIB.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_ram_smGen .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\IGL2_FIR_FILTER_COREFFT_0_ram_smGen.v":16:14:16:15|*Output DO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s .......
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s .......
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":267:19:267:27|Object wA_bfly_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":268:19:268:27|Object wA_load_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:6:270:15|Object wEn_bfly_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:18:270:26|Object wEn_odd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:29:270:38|Object wEn_even_r is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":460:7:460:21|Synthesizing module fft_inpl_switch in library COREFFT_LIB.

	DWIDTH=32'b00000000000000000000000000100000
   Generated name = fft_inpl_switch_32s
Running optimization stage 1 on fft_inpl_switch_32s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":326:7:326:23|Synthesizing module fft_inpl_kitRndUp in library COREFFT_LIB.

	WIDTH_OUT=32'b00000000000000000000000000010000
	RND_MODE=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitRndUp_16s_1s
Running optimization stage 1 on fft_inpl_kitRndUp_16s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":442:7:442:24|Synthesizing module fft_inpl_cmplx_rnd in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	RND=32'b00000000000000000000000000000001
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":364:7:364:22|Synthesizing module fft_inpl_signExt in library COREFFT_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = fft_inpl_signExt_16s_18s_0s
Running optimization stage 1 on fft_inpl_signExt_16s_18s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v":36:7:36:25|Synthesizing module fft_inpl_mac18x18mx in library COREFFT_LIB.

	WIDTH_A=32'b00000000000000000000000000010000
	WIDTH_B=32'b00000000000000000000000000010000
	BYPASS_REG_A=32'b00000000000000000000000000000000
	BYPASS_REG_B=32'b00000000000000000000000000000000
	BYPASS_REG_P=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	BY_REGA=2'b00
	BY_REGB=2'b00
	BY_REGP=2'b00
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":569:7:569:10|Synthesizing module MACC in library work.
Running optimization stage 1 on MACC .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v":69:13:69:20|Removing wire sel_cdin, as there is no assignment to it.
Running optimization stage 1 on fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":364:7:364:22|Synthesizing module fft_inpl_signExt in library COREFFT_LIB.

	INWIDTH=32'b00000000000000000000000000101100
	OUTWIDTH=32'b00000000000000000000000000100001
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = fft_inpl_signExt_44s_33s_0s
Running optimization stage 1 on fft_inpl_signExt_44s_33s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":354:7:354:28|Synthesizing module fft_inpl_half_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	MINUS=32'b00000000000000000000000000000001
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
	SUB=1'b1
	DBG=32'b00000000000000000000000000000000
   Generated name = fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitDelay_reg_16s_1s
Running optimization stage 1 on fft_inpl_kitDelay_reg_16s_1s .......
Running optimization stage 1 on fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":354:7:354:28|Synthesizing module fft_inpl_half_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	MINUS=32'b00000000000000000000000000000000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
	SUB=1'b0
	DBG=32'b00000000000000000000000000000000
   Generated name = fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s
Running optimization stage 1 on fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":414:7:414:23|Synthesizing module fft_inpl_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_cmplx_18_16s_0s_19s_44s
Running optimization stage 1 on fft_inpl_cmplx_18_16s_0s_19s_44s .......
Running optimization stage 1 on fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000100
   Generated name = fft_inpl_kitDelay_reg_16s_4s
Running optimization stage 1 on fft_inpl_kitDelay_reg_16s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000101
   Generated name = fft_inpl_kitDelay_reg_2s_5s
Running optimization stage 1 on fft_inpl_kitDelay_reg_2s_5s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":499:7:499:20|Synthesizing module fft_inpl_bfly2 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	TWIDTH=32'b00000000000000000000000000010000
	DWIDTH=32'b00000000000000000000000000100000
	TDWIDTH=32'b00000000000000000000000000100000
	MPIPE=32'b00000000000000000000000000000011
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = fft_inpl_bfly2_16s_16s_32s_32s_3s_19s
Running optimization stage 1 on fft_inpl_bfly2_16s_16s_32s_32s_3s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\twiddle32.v":27:7:27:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_twiddle in library COREFFT_LIB.

	TDWIDTH=32'b00000000000000000000000000100000
	LOGPTS=32'b00000000000000000000000000001000
   Generated name = IGL2_FIR_FILTER_COREFFT_0_twiddle_32s_8
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_twiddle_32s_8 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":369:7:369:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_twidLUT in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	TDWIDTH=32'b00000000000000000000000000100000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = IGL2_FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":570:7:570:24|Synthesizing module fft_inpl_autoScale in library COREFFT_LIB.

	SCALE_MODE=32'b00000000000000000000000000000000
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	LOGLOGPTS=32'b00000000000000000000000000000100
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_autoScale_0s_0s_4_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:22:590:32|Object scale_exp_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:35:590:49|Object scale_exp_count is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fft_inpl_autoScale_0s_0s_4_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":28:7:28:45|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC in library COREFFT_LIB.

	INVERSE=32'b00000000000000000000000000000000
	SCALE=32'b00000000000000000000000000000000
	POINTS=32'b00000000000000000000000100000000
	WIDTH=32'b00000000000000000000000000010000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	FLOGLOGPTS=32'b00000000000000000000000000000100
	DWIDTH=32'b00000000000000000000000000100000
	TWIDTH=32'b00000000000000000000000000010000
	TDWIDTH=32'b00000000000000000000000000100000
	HALFPTS=32'b00000000000000000000000010000000
	MPIPE=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
   Generated name = IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":329:7:329:39|Synthesizing module IGL2_FIR_FILTER_COREFFT_0_outBuff in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = IGL2_FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":86:20:86:24|Removing wire outPQ, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":87:16:87:24|Removing wire ctrl_outp, as there is no assignment to it.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2 .......
Running optimization stage 1 on IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":86:34:86:36|*Output RFS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":86:39:86:49|*Output OVFLOW_FLAG has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG775 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":28:7:28:39|Component IGL2_FIR_FILTER_COREFIR_0_COREFIR not found in library "work" or "__hyper__lib__", but found in library COREFIR_LIB
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":28:7:28:39|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_COREFIR in library COREFIR_LIB.

	CFG_ARCH=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	SYSTOLIC=32'b00000000000000000000000000000000
	INP_REG=32'b00000000000000000000000000000001
	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000010000
	COEF_RAM=32'b00000000000000000000000000000000
	DATA_RAM=32'b00000000000000000000000000000000
	SAMPLEID=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000001100
	SAMPLE_RATE=32'b00000000000011110100001001000000
	L=32'b00000000000000000000000000000010
	M=32'b00000000000000000000000000000010
	CLOCK_RATE=32'b00000000100110001001011010000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000001010
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	PERFORMANCE=32'b00000000000000000000000000000000
	RADIX=32'b00000000000000000000000000001010
	FPGA_FAMILYI=32'b00000000000000000000000000010011
	clk_sample_rate=32'b00000000000000000000000000001010
	FLOOR_PHY=32'b00000000000000000000000000000011
	PHY_TAPS_FOLD=32'b00000000000000000000000000000100
	PHY_TAPS_INTP=32'b00000000000000000000000000001111
   Generated name = IGL2_FIR_FILTER_COREFIR_0_COREFIR_Z3
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_reg_16s_2s
Running optimization stage 1 on enum_kitDelay_reg_16s_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000000100
	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_reg_4s_2s
Running optimization stage 1 on enum_kitDelay_reg_4s_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_bit_reg_2s
Running optimization stage 1 on enum_kitDelay_bit_reg_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000100
   Generated name = enum_kitDelay_bit_reg_4s
Running optimization stage 1 on enum_kitDelay_bit_reg_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":185:7:185:24|Synthesizing module enum_kitSync_ngrst in library COREFIR_LIB.

	PULSE_WIDTH=32'b00000000000000000000000000000001
   Generated name = enum_kitSync_ngrst_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":192:13:192:17|Object tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on enum_kitSync_ngrst_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000011
   Generated name = enum_kitDelay_bit_reg_3s
Running optimization stage 1 on enum_kitDelay_bit_reg_3s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000110001
   Generated name = enum_kitDelay_bit_reg_49
Running optimization stage 1 on enum_kitDelay_bit_reg_49 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":54:7:54:41|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_wide_coef in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000010000
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_TYPE=32'b00000000000000000000000000000001
   Generated name = IGL2_FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":142:7:142:18|Synthesizing module enum_coef_sr in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000010000
	COEF_WIDTH=32'b00000000000000000000000000010000
   Generated name = enum_coef_sr_16s_16s
Running optimization stage 1 on enum_coef_sr_16s_16s .......
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":27:7:27:43|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_fir_enum_g4 in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	SYSTOLIC=32'b00000000000000000000000000000000
	VALID_O=32'b00000000000000000000000000000001
	COLUMN=32'b00000000000000000000000000001011
	XREG_COEF=32'b00000000000000000000000000000100
	PERFORMANCE=32'b00000000000000000000000000000000
	TAPS_PHY=32'b00000000000000000000000000001111
	ODD_SYMM=32'b00000000000000000000000000000001
	LATENCY1=32'b00000000000000000000000000000011
	SYST=32'b00000000000000000000000000000001
	XREGS=32'b00000000000000000000000000000100
	LATENC2=32'b00000000000000000000000000011110
	LATENC3=32'b00000000000000000000000000101101
	LATENCY=32'b00000000000000000000000000110001
	MAXDLY=32'b00000000000000000000000000100000
   Generated name = IGL2_FIR_FILTER_COREFIR_0_fir_enum_g4_Z4
@W: CG1332 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":190:14:190:56|Index 33 is out of range for mutli-dimensional array syst_dly_line
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":116:7:116:18|Synthesizing module enum_signExt in library COREFIR_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = enum_signExt_16s_18s_0s
Running optimization stage 1 on enum_signExt_16s_18s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":64:7:64:43|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4 in library COREFIR_LIB.

	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000000
	XREG_COEF=32'b00000000000000000000000000000100
	EXTEND=32'b00000000000000000000000000000000
	EXT_WIDTH=32'b00000000000000000000000000000001
   Generated name = IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac_lib.v":33:7:33:48|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4 in library COREFIR_LIB.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":31:7:31:39|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_add2_g4 in library COREFIR_LIB.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_add2_g4 .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":90:23:90:31|Removing wire cdout_ext, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":90:34:90:41|Removing wire cdin_ext, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":91:23:91:30|Removing wire pre_pout, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":92:14:92:17|Removing wire dumb, as there is no assignment to it.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":138:7:138:43|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4 in library COREFIR_LIB.

	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000000
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010010
	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_reg_18s_1s
Running optimization stage 1 on enum_kitDelay_reg_18s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_bit_reg_1s
Running optimization stage 1 on enum_kitDelay_bit_reg_1s .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":168:23:168:30|Removing wire coef_val, as there is no assignment to it.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":64:7:64:43|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4 in library COREFIR_LIB.

	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000001
	XREG_COEF=32'b00000000000000000000000000000100
	EXTEND=32'b00000000000000000000000000000000
	EXT_WIDTH=32'b00000000000000000000000000000001
   Generated name = IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000101100
	DELAY=32'b00000000000000000000000000000011
   Generated name = enum_kitDelay_reg_44_3s
Running optimization stage 1 on enum_kitDelay_reg_44_3s .......
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":86:25:86:29|*Output cdout has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":138:7:138:43|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4 in library COREFIR_LIB.

	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000001
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_reg_16s_1s
Running optimization stage 1 on enum_kitDelay_reg_16s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":241:7:241:56|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4 in library COREFIR_LIB.

	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = IGL2_FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":266:23:266:30|Removing wire coef_val, as there is no assignment to it.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s .......
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":108:7:108:12|Object filled is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":110:7:110:20|Object add_valid_tick is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":110:23:110:37|Object add_valid_tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_fir_enum_g4_Z4 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_COREFIR.v":47:7:47:46|Synthesizing module IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4 in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_WIDTH=32'b00000000000000000000000000010000
	COEF_SIGN=32'b00000000000000000000000000000000
	DATA_WIDTH=32'b00000000000000000000000000010000
	DATA_SIGN=32'b00000000000000000000000000000000
	SYSTOLIC=32'b00000000000000000000000000000000
	VALID_O=32'b00000000000000000000000000000001
	INP_REG=32'b00000000000000000000000000000001
	CASCADE=32'b00000000000000000000000000001011
	PERFORMANCE=32'b00000000000000000000000000000000
	OUT_WIDTH=32'b00000000000000000000000000100101
	HW_WIDTH1=32'b00000000000000000000000000100101
	HW_WIDTH=32'b00000000000000000000000000100101
	ACC_WIDTH=32'b00000000000000000000000000101100
	XREG_COEF=32'b00000000000000000000000000000100
	WRAP_LAYERS=32'b00000000000000000000000000000010
   Generated name = IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z5
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z5 .......
Running optimization stage 1 on IGL2_FIR_FILTER_COREFIR_0_COREFIR_Z3 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":96:62:96:66|*Output DATAO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:31|Synthesizing module DATA_HANDLE_COREUART_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = DATA_HANDLE_COREUART_0_Clock_gen_0s_0s
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Clock_gen_0s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":168:0:168:8|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":168:0:168:8|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":870:0:870:8|Removing redundant assignment.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":750:0:750:7|Removing redundant assignment.
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":857:0:857:8|Removing redundant assignment.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":1613:0:1613:5|Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_24s_0s_0s
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1338:0:1338:7|Removing redundant assignment.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":333:0:333:7|Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_24s_0s_0s .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1268:0:1268:5|Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1106:0:1106:5|Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":984:0:984:5|Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":405:0:405:5|Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":20:7:20:13|Synthesizing module UART_IF in library work.
@W: CG296 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":107:8:107:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":114:18:114:30|Referenced variable FIR_OUT_RDATA is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":121:18:121:29|Referenced variable FFT_RE_RDATA is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":128:18:128:29|Referenced variable FFT_IM_RDATA is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":111:24:111:30|Referenced variable RAM_REN is not in sensitivity list.
Running optimization stage 1 on UART_IF .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Pruning unused register WR_COMPLETE. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Feedback mux created for signal DATA_WEN. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Register bit DATA_WEN is always 1.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\DATA_HANDLE.v":9:7:9:17|Synthesizing module DATA_HANDLE in library work.
Running optimization stage 1 on DATA_HANDLE .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FCCC_0\IGL2_FIR_FILTER_FCCC_0_FCCC.v":5:7:5:33|Synthesizing module IGL2_FIR_FILTER_FCCC_0_FCCC in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_FCCC_0_FCCC .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Im_Buff\IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM.v":5:7:5:40|Synthesizing module IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Im_Buff\IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Re_Buff\IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM.v":5:7:5:40|Synthesizing module IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FFT_Re_Buff\IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v":20:7:20:23|Synthesizing module FILTERCONTROL_FSM in library work.
Running optimization stage 1 on FILTERCONTROL_FSM .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_IN_Buff\IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM.v":5:7:5:40|Synthesizing module IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_IN_Buff\IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_Out_Buff\IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM.v":5:7:5:41|Synthesizing module IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\FIR_Out_Buff\IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":17:7:17:12|*Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":5:7:5:31|Synthesizing module IGL2_FIR_FILTER_OSC_0_OSC in library work.
Running optimization stage 1 on IGL2_FIR_FILTER_OSC_0_OSC .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\IGL2_FIR_FILTER.v":9:7:9:21|Synthesizing module IGL2_FIR_FILTER in library work.
Running optimization stage 1 on IGL2_FIR_FILTER .......
Running optimization stage 2 on IGL2_FIR_FILTER .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on IGL2_FIR_FILTER_OSC_0_OSC .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\OSC_0\IGL2_FIR_FILTER_OSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM .......
Running optimization stage 2 on IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM .......
Running optimization stage 2 on FILTERCONTROL_FSM .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v":68:0:68:5|Trying to extract state machine for register fsm.
Extracted state machine for register fsm
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM .......
Running optimization stage 2 on IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM .......
Running optimization stage 2 on IGL2_FIR_FILTER_FCCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on DATA_HANDLE .......
Running optimization stage 2 on UART_IF .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Trying to extract state machine for register rfsm.
Extracted state machine for register rfsm
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   1000
   1001
   1010
   1011
Running optimization stage 2 on DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_24s_0s_0s .......
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":871:0:871:5|Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":81:0:81:7|Input CUARTI1I is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":84:0:84:7|Input CUARTlO1 is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":87:0:87:7|Input CUARTOI1 is unused.
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Clock_gen_0s_0s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v":75:0:75:16|Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z5 .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s .......
Running optimization stage 2 on enum_kitDelay_reg_16s_1s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s .......
Running optimization stage 2 on enum_kitDelay_reg_44_3s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1 .......
Running optimization stage 2 on enum_kitDelay_bit_reg_1s .......
Running optimization stage 2 on enum_kitDelay_reg_18s_1s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_add2_g4 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":42:26:42:30|Input clkEn is unused.
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4 .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1 .......
Running optimization stage 2 on enum_signExt_16s_18s_0s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_fir_enum_g4_Z4 .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":158:8:158:13|Found sequential shift fill_syst_dly.genblk1.syst_dly_line with address depth of 6 words and data bit width of 16.
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":142:6:142:11|Found sequential shift fill_short_dly.genblk1.short_dly_line with address depth of 4 words and data bit width of 16.
Running optimization stage 2 on enum_coef_sr_16s_16s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":67:14:67:16|Input set is unused.
Running optimization stage 2 on enum_kitDelay_bit_reg_49 .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 49 words and data bit width of 1.
Running optimization stage 2 on enum_kitDelay_bit_reg_3s .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on enum_kitSync_ngrst_1s .......
Running optimization stage 2 on enum_kitDelay_bit_reg_4s .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 4 words and data bit width of 1.
Running optimization stage 2 on enum_kitDelay_bit_reg_2s .......
Running optimization stage 2 on enum_kitDelay_reg_4s_2s .......
Running optimization stage 2 on enum_kitDelay_reg_16s_2s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFIR_0_COREFIR_Z3 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":90:28:90:35|Input COEF_REF is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":92:28:92:36|Input SAMPLE_ID is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":93:28:93:31|Input RCLK is unused.
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2 .......
Running optimization stage 2 on fft_inpl_autoScale_0s_0s_4_1s .......
@A: CL153 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:22:590:32|*Unassigned bits of scale_exp_r[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":584:8:584:22|Input fftRd_done_tick is unused.
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_twiddle_32s_8 .......
Running optimization stage 2 on fft_inpl_bfly2_16s_16s_32s_32s_3s_19s .......
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":560:2:560:7|Pruning register bit 16 of outQ[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on fft_inpl_kitDelay_reg_2s_5s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_16s_4s .......
Running optimization stage 2 on fft_inpl_cmplx_18_16s_0s_19s_44s .......
Running optimization stage 2 on fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_16s_1s .......
Running optimization stage 2 on fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s .......
Running optimization stage 2 on fft_inpl_signExt_44s_33s_0s .......
@W: CL246 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":369:22:369:24|Input port bits 42 to 32 of inp[43:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MACC .......
Running optimization stage 2 on fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s .......
Running optimization stage 2 on fft_inpl_signExt_16s_18s_0s .......
Running optimization stage 2 on fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s .......
Running optimization stage 2 on fft_inpl_kitRndUp_16s_1s .......
Running optimization stage 2 on fft_inpl_switch_32s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_ram_smGen .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":258:20:258:23|Input load is unused.
Running optimization stage 2 on fft_inpl_sm_top_256s_128s_8_3_10s_1s .......
Running optimization stage 2 on fft_inpl_outBufA_256s_8_1s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":549:8:549:20|Input rTimerTC_tick is unused.
Running optimization stage 2 on fft_inpl_kitDelay_reg_3_2s .......
Running optimization stage 2 on fft_inpl_twid_wA_gen_8_3 .......
Running optimization stage 2 on fft_inpl_bcounter_7 .......
Running optimization stage 2 on fft_inpl_kitSync_ngrst_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_4s .......
Running optimization stage 2 on fft_inpl_twid_rA_8_3 .......
Running optimization stage 2 on fft_inpl_inBuf_fftA_pipe_8_3 .......
Running optimization stage 2 on fft_inpl_inBuf_ldA_256s_8 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":493:20:493:24|Input clkEn is unused.
Running optimization stage 2 on fft_inpl_counter_8_255s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_1s_10s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_7_2s .......
Running optimization stage 2 on fft_inpl_kitCountS_7_127s_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_5_2s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_10_2s .......
Running optimization stage 2 on fft_inpl_rdFFTtimer_128s_8_3_10s_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_3s .......
Running optimization stage 2 on fft_inpl_counter_5_7 .......
Running optimization stage 2 on fft_inpl_counter_w_10_137s .......
Running optimization stage 2 on fft_inpl_kitEdge_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_2s .......
Running optimization stage 2 on fft_inpl_slowClock .......
Running optimization stage 2 on IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:32:85:36|Input CLKEN is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:20:85:22|Input RST is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:25:85:29|Input START is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:39:85:50|Input INVERSE_STRM is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\IGL2_FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:53:85:59|Input REFRESH is unused.
Running optimization stage 2 on IGL2_FIR_FILTER_Coef_Buff_TPSRAM .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on RAM1K18 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  7 17:35:23 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  7 17:35:23 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  7 17:35:23 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Database state : D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  7 17:35:25 2019

###########################################################]
Premap Report

# Tue May  7 17:35:25 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\IGL2_FIR_FILTER\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\IGL2_FIR_FILTER_scck.rpt 
Printing clock  summary report in "D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\IGL2_FIR_FILTER_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing sequential instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.timer1_r[6:0] because it is equivalent to instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.timer_r[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":599:2:599:7|Found instance COREFFT_0.genblk1.DUT_INPLACE.autoScale_0.bflyMonitor with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":599:2:599:7|Found instance COREFFT_0.genblk1.DUT_INPLACE.autoScale_0.ldMonitor with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:39:86:49|Tristate driver OVFLOW_FLAG (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) on net OVFLOW_FLAG (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:34:86:36|Tristate driver RFS (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) on net RFS (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_1 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_1 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_2 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_2 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_3 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_3 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_4 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_4 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_5 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_5 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_6 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_6 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_7 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_7 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_8 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_8 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: BN115 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\enum_corefir.v":108:59:108:71|Removing instance wrap_coef_sel (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z5(verilog)) of type view:COREFIR_LIB.enum_kitDelay_reg_4s_2s(verilog) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing sequential instance swCross (in view: COREFFT_LIB.fft_inpl_inBuf_fftA_pipe_8_3_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft.v":229:2:229:7|Removing sequential instance buf_ready_r (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":218:2:218:7|Removing sequential instance pulse (in view: COREFIR_LIB.enum_kitSync_ngrst_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTI0I (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTIO0_1 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":265:2:265:7|Removing sequential instance fftRd_done_tick (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":575:0:575:5|Removing sequential instance CUARTO11 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1430:0:1430:5|Removing sequential instance CUARTI11 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":653:0:653:5|Removing sequential instance CUARTI01 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft.v":229:2:229:7|Removing sequential instance datao_valid_r (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":200:2:200:7|Removing sequential instance tick1 (in view: COREFIR_LIB.enum_kitSync_ngrst_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":582:42:582:50|Removing instance bit_dly_1 (in view: COREFFT_LIB.fft_inpl_outBufA_256s_8_1s(verilog)) of type view:COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[2\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|Removing sequential instance CUARTl1Il (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|Removing sequential instance CUARTOOll (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[1\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[0\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist IGL2_FIR_FILTER

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)



Clock Summary
******************

          Start                                            Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                                            Frequency     Period        Type                                               Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_0/I_RCOSC_25_50MHZ/CLKOUT                    50.0 MHz      20.000        declared                                           default_clkgroup        0    
1 .         FCCC_0/GL1                                     150.0 MHz     6.667         generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1425 
1 .         FCCC_0/GL0                                     150.0 MHz     6.667         generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1244 
                                                                                                                                                                       
0 -       fft_inpl_slowClock|divider_inferred_clock[2]     100.0 MHz     10.000        inferred                                           Inferred_clkgroup_0     17   
=======================================================================================================================================================================



Clock Load Summary
***********************

                                                 Clock     Source                                                                 Clock Pin                                                                                                                     Non-clock Pin     Non-clock Pin                                               
Clock                                            Load      Pin                                                                    Seq Example                                                                                                                   Seq Example       Comb Example                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_0/I_RCOSC_25_50MHZ/CLKOUT                    0         OSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                          -                                                                                                                             -                 -                                                           
FCCC_0/GL1                                       1425      FCCC_0.CCC_INST.GL1(CCC)                                               COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.add_valid_r.C                                                                    -                 FCCC_0.GL1_INST.I(BUFG)                                     
FCCC_0/GL0                                       1244      FCCC_0.CCC_INST.GL0(CCC)                                               FIR_Out_Buff.IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0.B_CLK                                                                   -                 FCCC_0.GL0_INST.I(BUFG)                                     
                                                                                                                                                                                                                                                                                                                                              
fft_inpl_slowClock|divider_inferred_clock[2]     17        COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2:0].Q[2](dffr)     COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0.B_CLK     -                 COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.slowClk.I[0](inv)
==============================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Found inferred clock fft_inpl_slowClock|divider_inferred_clock[2] which controls 17 sequential elements including COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.sync_ngrst_0.genblk1\.delayLine\[3\]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\IGL2_FIR_FILTER.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 161MB)

Encoding state machine CUARTlI0l[5:0] (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine rfsm[10:0] (in view: work.UART_IF(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   1000 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000
Encoding state machine fsm[4:0] (in view: work.FILTERCONTROL_FSM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 71MB peak: 162MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May  7 17:35:26 2019

###########################################################]
Map & Optimize Report

# Tue May  7 17:35:26 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:39:86:49|Tristate driver OVFLOW_FLAG (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) on net OVFLOW_FLAG (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:34:86:36|Tristate driver RFS (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) on net RFS (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_1 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_1 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_2 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_2 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_3 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_3 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_4 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_4 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_5 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_5 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_6 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_6 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_7 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_7 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_8 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_8 (in view: COREFIR_LIB.IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance COREFFT_0.genblk1.DUT_INPLACE.bfly_0.cmplx_0.genblk1.cmplx18_0.half_1.genblk1.dly_d.genblk1.delayLine[0][15:0] because it is equivalent to instance COREFFT_0.genblk1.DUT_INPLACE.bfly_0.cmplx_0.genblk1.cmplx18_0.half_0.genblk1.dly_d.genblk1.delayLine[0][15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[6].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[0].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[7].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[14].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[12].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[3].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[10].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[8].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[11].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[5].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[9].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[1].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[2].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[13].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[4].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1339:0:1339:5|Removing sequential instance CUARTI0Il (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)

@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":111:2:111:7|Found counter in view:COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog) instance wTimer_0.Q[6:0] 
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[1\][3] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[1\][4] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][7] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][8] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][9] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[0\][3] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[0\][4] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][7] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][8] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][9] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":139:2:139:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_w_10_137s(verilog) instance Q[9:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":79:2:79:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_5_7(verilog) instance Q[4:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":79:2:79:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_8_255s(verilog) instance Q[7:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":168:2:168:7|Found counter in view:COREFFT_LIB.fft_inpl_twid_wA_gen_8_3(verilog) instance slowTimer.Q[6:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.DATA_HANDLE_COREUART_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\tx_async.v":301:0:301:5|Register bit CUARTlI0l[4] (in view view:work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\tx_async.v":808:0:808:5|Removing sequential instance CUARTO00l (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.
Encoding state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: MO161 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[3] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[2] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[1] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine rfsm[10:0] (in view: work.UART_IF(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   1000 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance R_ADDR[10:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance DATA_WADDR[10:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance COEF_WADDR[5:0] 
Encoding state machine fsm[4:0] (in view: work.FILTERCONTROL_FSM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance COEF_RADDR[4:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance FFT_WADDR[7:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance FIR_WR_ADDR[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 150MB)

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":439:2:439:7|Removing sequential instance sm_0.rdFFTtimer_0.rStage_r[3] (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":439:2:439:7|Removing sequential instance sm_0.rdFFTtimer_0.rStage_r[4] (in view: COREFFT_LIB.IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 159MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 159MB)

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1154:0:1154:5|Removing sequential instance DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTO0Il[8] (in view: work.IGL2_FIR_FILTER(verilog)) because it does not drive other instances.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[6\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[6\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[0\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[0\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[7\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[7\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[14\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[14\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[12\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[12\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[3\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[3\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[10\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[10\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[8\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[8\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[11\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[11\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[5\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[5\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[9\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[9\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[1\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[1\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[2\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[2\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[13\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[13\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":90:6:90:11|Removing instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[4\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][17] (in view: work.IGL2_FIR_FILTER(verilog)) because it is equivalent to instance COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[4\]\.a_tap.symm_tap\.pipe_reg_0.genblk1\.delayLine\[0\][16] (in view: work.IGL2_FIR_FILTER(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 159MB)

@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.offsetPQ_r1[6] because it is equivalent to instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.mask1_r[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_rA_0.offsetPQ_r1[6] because it is equivalent to instance COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_rA_0.mask1_r[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 159MB)

@N: MO106 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\corefft_0\twiddle32.v":35:4:35:7|Found ROM COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1[31:0] (in view: work.IGL2_FIR_FILTER(verilog)) with 128 words by 32 bits.

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     1.92ns		1776 /      2539
@N: FP130 |Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_411 
@N: FP130 |Promoting Net COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider_i_0[2] on CLKINT  I_412 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 161MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 163MB peak: 164MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 2617 clock pin(s) of sequential element(s)
0 instances converted, 2617 sequential instances remain driven by gated/generated clocks

=================================================================================================================================== Gated/Generated Clocks ===================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                   Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_0.CCC_INST                                           CCC                    1395       COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.add_valid_r          Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_0.CCC_INST                                           CCC                    1205       FILTERCONTROL_FSM_0.FIR_WR_ADDR[9]                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2]     SLE                    17         COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.preRstAfterInit     No generated or derived clock directive on output of sequential instance                                      
==============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 164MB)

Writing Analyst data base D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\IGL2_FIR_FILTER_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 165MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 158MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 165MB)

@W: MT246 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\igl2_fir_filter\fccc_0\igl2_fir_filter_fccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_0/GL0 with period 6.67ns 
@N: MT615 |Found clock FCCC_0/GL1 with period 6.67ns 
@W: MT420 |Found inferred clock fft_inpl_slowClock|divider_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2].


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May  7 17:35:34 2019
#


Top view:               IGL2_FIR_FILTER
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\IGL2_FIR_FILTER\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.549

                                                 Requested     Estimated     Requested     Estimated               Clock                                              Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack     Type                                               Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_0/GL0                                       150.0 MHz     242.9 MHz     6.667         4.118         2.549     generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
FCCC_0/GL1                                       150.0 MHz     305.0 MHz     6.667         3.279         3.388     generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_0/I_RCOSC_25_50MHZ/CLKOUT                    50.0 MHz      NA            20.000        NA            NA        declared                                           default_clkgroup   
fft_inpl_slowClock|divider_inferred_clock[2]     100.0 MHz     155.1 MHz     10.000        6.446         3.554     inferred                                           Inferred_clkgroup_0
=========================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_0/GL0                                    FCCC_0/GL0                                    |  6.667       2.549  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_0/GL0                                    FCCC_0/GL1                                    |  6.667       4.261  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_0/GL1                                    FCCC_0/GL0                                    |  6.667       3.734  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_0/GL1                                    FCCC_0/GL1                                    |  6.667       3.388  |  No paths    -      |  No paths    -      |  No paths    -    
fft_inpl_slowClock|divider_inferred_clock[2]  FCCC_0/GL0                                    |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
fft_inpl_slowClock|divider_inferred_clock[2]  fft_inpl_slowClock|divider_inferred_clock[2]  |  No paths    -      |  10.000      3.554  |  No paths    -      |  No paths    -    
==================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                       Arrival          
Instance                                                Reference      Type        Pin            Net                  Time        Slack
                                                        Clock                                                                           
----------------------------------------------------------------------------------------------------------------------------------------
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0]           FCCC_0/GL0     SLE         Q              CUARTll0[0]          0.076       2.549
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[1]           FCCC_0/GL0     SLE         Q              CUARTll0[1]          0.076       2.551
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.trueRst             FCCC_0/GL0     SLE         Q              trueRst              0.094       2.830
FFT_Im_Buff.IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_0/GL0     RAM1K18     A_DOUT[11]     TPSRAM_4_RD[10]      1.968       3.051
FFT_Im_Buff.IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_0/GL0     RAM1K18     A_DOUT[14]     TPSRAM_4_RD[13]      1.968       3.051
FFT_Im_Buff.IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_0/GL0     RAM1K18     A_DOUT[15]     TPSRAM_4_RD[14]      1.968       3.051
FFT_Im_Buff.IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_0/GL0     RAM1K18     A_DOUT[16]     TPSRAM_4_RD[15]      1.968       3.051
DATA_HANDLE_0.COREUART_0.CUARTIO1.CUARTOl0l             FCCC_0/GL0     SLE         Q              COREUART_0_TXRDY     0.094       3.055
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.smFft_rdy           FCCC_0/GL0     SLE         Q              smFft_rdy            0.094       3.104
FFT_Im_Buff.IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_0/GL0     RAM1K18     A_DOUT[2]      TPSRAM_4_RD[2]       1.968       3.111
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                  Required          
Instance                                                              Reference      Type     Pin     Net                       Time         Slack
                                                                      Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1]                        FCCC_0/GL0     SLE      D       N_92_i                    6.445        2.549
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[2]                        FCCC_0/GL0     SLE      D       N_94_i                    6.445        2.549
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[0]                        FCCC_0/GL0     SLE      D       N_90_i                    6.445        2.656
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[1]     FCCC_0/GL0     SLE      D       N_20_i                    6.445        2.830
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[2]     FCCC_0/GL0     SLE      D       N_16_i                    6.445        2.830
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[0]     FCCC_0/GL0     SLE      D       N_70                      6.445        2.873
DATA_HANDLE_0.UART_IF_0.DATA_OUT[2]                                   FCCC_0/GL0     SLE      D       DATA_OUT_11[2]            6.445        3.051
DATA_HANDLE_0.UART_IF_0.DATA_OUT[5]                                   FCCC_0/GL0     SLE      D       DATA_OUT_11_0_iv_i[5]     6.445        3.051
DATA_HANDLE_0.UART_IF_0.DATA_OUT[6]                                   FCCC_0/GL0     SLE      D       DATA_OUT_11_0_iv_i[6]     6.445        3.051
DATA_HANDLE_0.UART_IF_0.DATA_OUT[7]                                   FCCC_0/GL0     SLE      D       DATA_OUT_11[7]            6.445        3.051
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.667
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.445

    - Propagation time:                      3.896
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.549

    Number of logic level(s):                4
    Starting point:                          DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0] / Q
    Ending point:                            DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0]                        SLE      Q        Out     0.076     0.076       -         
CUARTll0[0]                                                          Net      -        -       0.814     -           7         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0_s0_0_a2                   CFG2     B        In      -         0.890       -         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0_s0_0_a2                   CFG2     Y        Out     0.125     1.015       -         
CUARTll0_s0_0_a2                                                     Net      -        -       0.958     -           11        
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_a4[3]     CFG4     D        In      -         1.973       -         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_a4[3]     CFG4     Y        Out     0.250     2.223       -         
N_113                                                                Net      -        -       0.432     -           2         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_o4[0]     CFG4     C        In      -         2.655       -         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_o4[0]     CFG4     Y        Out     0.182     2.837       -         
N_98                                                                 Net      -        -       0.648     -           3         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl_RNO[1]                   CFG3     C        In      -         3.486       -         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl_RNO[1]                   CFG3     Y        Out     0.194     3.679       -         
N_92_i                                                               Net      -        -       0.216     -           1         
DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1]                       SLE      D        In      -         3.896       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 4.118 is 1.049(25.5%) logic and 3.069(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                                                                                               Starting                                                  Arrival          
Instance                                                                                                       Reference      Type     Pin          Net                  Time        Slack
                                                                                                               Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_0.enum_g4\.enum_fir_g4.wrap_coef_on.genblk1\.delayLine\[1\]                                            FCCC_0/GL1     SLE      Q            coef_on_wrap         0.094       3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.sync_ngrst_0.sync_ngrst_0.genblk1.delayLine[3]                    FCCC_0/GL1     SLE      Q            synced_ngrst         0.076       3.507
COREFIR_0.enum_g4\.enum_fir_g4.wrap_data_valid.genblk1\.delayLine\[1\]                                         FCCC_0/GL1     SLE      Q            datai_valid_wrap     0.076       3.719
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[48]                                 FCCC_0/GL1     SLE      Q            filled_w             0.076       3.734
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.pipe_dly_0.genblk1.delayLine[2]                                   FCCC_0/GL1     SLE      Q            datao_valid_i        0.076       3.750
COREFIR_0.enum_g4\.enum_fir_g4.wrap_coef_valid.genblk1\.delayLine\[1\]                                         FCCC_0/GL1     SLE      Q            coefi_valid_wrap     0.094       4.092
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.odd_tap\.last_tap.symm_add_balance_0.genblk1\.delayLine\[0\]      FCCC_0/GL1     SLE      Q            en_p_join            0.094       4.231
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[3\]\.a_tap.mac_enum_0.adder2\.adder2_0.mac_0.mac_0     FCCC_0/GL1     MACC     CDOUT[0]     cd_w\[4\][0]         0.274       4.652
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[2\]\.a_tap.mac_enum_0.adder2\.adder2_0.mac_0.mac_0     FCCC_0/GL1     MACC     CDOUT[0]     cd_w\[3\][0]         0.274       4.652
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.taps\.tap\[4\]\.a_tap.mac_enum_0.adder2\.adder2_0.mac_0.mac_0     FCCC_0/GL1     MACC     CDOUT[0]     cd_w\[5\][0]         0.274       4.652
==========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                Required          
Instance                                                                          Reference      Type     Pin     Net     Time         Slack
                                                                                  Clock                                                     
--------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[0]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[1]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[2]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[3]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[4]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[5]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[6]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[7]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[8]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[9]     FCCC_0/GL1     SLE      EN      G_1     6.373        3.388
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.667
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.373

    - Propagation time:                      2.986
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.388

    Number of logic level(s):                1
    Starting point:                          COREFIR_0.enum_g4\.enum_fir_g4.wrap_coef_on.genblk1\.delayLine\[1\] / Q
    Ending point:                            COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[0] / EN
    The start point is clocked by            FCCC_0/GL1 [rising] on pin CLK
    The end   point is clocked by            FCCC_0/GL1 [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_0.enum_g4\.enum_fir_g4.wrap_coef_on.genblk1\.delayLine\[1\]               SLE      Q        Out     0.094     0.094       -         
coef_on_wrap                                                                      Net      -        -       1.358     -           85        
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.G_1                      CFG3     B        In      -         1.453       -         
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.G_1                      CFG3     Y        Out     0.143     1.595       -         
G_1                                                                               Net      -        -       1.390     -           49        
COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.fill_in_dly.genblk1.delayLine[0]     SLE      EN       In      -         2.986       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 3.279 is 0.530(16.2%) logic and 2.748(83.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fft_inpl_slowClock|divider_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                           Arrival          
Instance                                                                                           Reference                                        Type     Pin     Net              Time        Slack
                                                                                                   Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[2]     0.076       3.554
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[1]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[1]     0.094       3.609
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[0]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[0]     0.094       4.307
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[3]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[3]     0.094       5.021
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[4]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[4]     0.094       5.401
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[5]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[5]     0.094       7.051
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[6]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[6]     0.094       7.563
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.pulse                                    fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       pulse            0.094       8.179
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.twid_wEn                                             fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wEn_w       0.094       8.763
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.sync_ngrst_0.genblk1\.delayLine\[3\]     fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       synced_ngrst     0.076       8.986
=======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                        Starting                                                                                      Required          
Instance                                                                                                                Reference                                        Type        Pin           Net                Time         Slack
                                                                                                                        Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[0]      N_35_i             9.708        3.554
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[7]      twidData_w[7]      9.708        4.199
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[10]     twidData_w[9]      9.708        4.307
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[4]      twidData_w[4]      9.708        4.322
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[11]     twidData_w[10]     9.708        4.394
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[6]      twidData_w[6]      9.708        4.466
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[12]     twidData_w[11]     9.708        4.468
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[5]      twidData_w[5]      9.708        4.473
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[13]     twidData_w[12]     9.708        4.508
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[3]      N_110_i            9.708        4.588
========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.292
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.708

    - Propagation time:                      6.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.554

    Number of logic level(s):                7
    Starting point:                          COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2] / Q
    Ending point:                            COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0 / B_DIN[0]
    The start point is clocked by            fft_inpl_slowClock|divider_inferred_clock[2] [falling] on pin CLK
    The end   point is clocked by            fft_inpl_slowClock|divider_inferred_clock[2] [falling] on pin B_CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                                    Type        Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2]                                                            SLE         Q            Out     0.076     0.076       -         
twid_wA_w[2]                                                                                                            Net         -            -       1.631     -           83        
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m2                                                                       CFG2        A            In      -         1.707       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m2                                                                       CFG2        Y            Out     0.087     1.794       -         
m2                                                                                                                      Net         -            -       0.995     -           16        
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m3                                                                       CFG3        C            In      -         2.789       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m3                                                                       CFG3        Y            Out     0.182     2.971       -         
m3                                                                                                                      Net         -            -       0.648     -           3         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_1                                                                    CFG4        D            In      -         3.619       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_1                                                                    CFG4        Y            Out     0.250     3.870       -         
m11_1                                                                                                                   Net         -            -       0.432     -           2         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2_1                                                                  CFG4        C            In      -         4.302       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2_1                                                                  CFG4        Y            Out     0.196     4.498       -         
m11_2_1                                                                                                                 Net         -            -       0.216     -           1         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2                                                                    CFG4        B            In      -         4.714       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2                                                                    CFG4        Y            Out     0.143     4.857       -         
m11_2                                                                                                                   Net         -            -       0.216     -           1         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m20                                                                      CFG3        C            In      -         5.073       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m20                                                                      CFG3        Y            Out     0.196     5.270       -         
m20                                                                                                                     Net         -            -       0.432     -           2         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.N_35_i                                                                   CFG3        C            In      -         5.702       -         
COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.N_35_i                                                                   CFG3        Y            Out     0.182     5.884       -         
N_35_i                                                                                                                  Net         -            -       0.270     -           1         
COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0     RAM1K18     B_DIN[0]     In      -         6.154       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.446 is 1.606(24.9%) logic and 4.840(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/g5_soc/dsp/fir_filter/dsp_fir_filter/designer/igl2_fir_filter/synthesis.fdc":10:0:10:0|Timing constraint (through [get_pins { SYSRESET_0.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 165MB)

---------------------------------------
Resource Usage Report for IGL2_FIR_FILTER 

Mapping to part: m2s010vf256-1
Cell usage:
CCC             1 use
CLKINT          4 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           7 uses
CFG2           209 uses
CFG3           674 uses
CFG4           254 uses

Carry cells:
ARI1            473 uses - used for arithmetic functions
ARI1            47 uses - used for Wide-Mux implementation
Total ARI1      520 uses


Sequential Cells: 
SLE            2539 uses

DSP Blocks:   20 of 22 (90%)
 MACC:        20 Mults

I/O ports: 3
I/O primitives: 2
INBUF          1 use
OUTBUF         1 use


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)

Total LUTs:    1664

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 720; LUTs = 720;

Total number of SLEs after P&R:  2539 + 0 + 432 + 720 = 3691;
Total number of LUTs after P&R:  1664 + 0 + 432 + 720 = 2816;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 39MB peak: 165MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue May  7 17:35:34 2019

###########################################################]
