-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity infer_dense_relu_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_2_ce0 : OUT STD_LOGIC;
    input_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_3_ce0 : OUT STD_LOGIC;
    input_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_4_ce0 : OUT STD_LOGIC;
    input_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_5_ce0 : OUT STD_LOGIC;
    input_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_6_ce0 : OUT STD_LOGIC;
    input_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_7_ce0 : OUT STD_LOGIC;
    input_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_8_ce0 : OUT STD_LOGIC;
    input_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_9_ce0 : OUT STD_LOGIC;
    input_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_10_ce0 : OUT STD_LOGIC;
    input_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_11_ce0 : OUT STD_LOGIC;
    input_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_12_ce0 : OUT STD_LOGIC;
    input_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_13_ce0 : OUT STD_LOGIC;
    input_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_14_ce0 : OUT STD_LOGIC;
    input_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_15_ce0 : OUT STD_LOGIC;
    input_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_16_ce0 : OUT STD_LOGIC;
    input_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_17_ce0 : OUT STD_LOGIC;
    input_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_18_ce0 : OUT STD_LOGIC;
    input_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_19_ce0 : OUT STD_LOGIC;
    input_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_20_ce0 : OUT STD_LOGIC;
    input_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_21_ce0 : OUT STD_LOGIC;
    input_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_22_ce0 : OUT STD_LOGIC;
    input_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_23_ce0 : OUT STD_LOGIC;
    input_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_24_ce0 : OUT STD_LOGIC;
    input_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_25_ce0 : OUT STD_LOGIC;
    input_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_26_ce0 : OUT STD_LOGIC;
    input_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_27_ce0 : OUT STD_LOGIC;
    input_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_28_ce0 : OUT STD_LOGIC;
    input_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_29_ce0 : OUT STD_LOGIC;
    input_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_30_ce0 : OUT STD_LOGIC;
    input_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_31_ce0 : OUT STD_LOGIC;
    input_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3337_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3337_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3337_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_3337_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3337_p_ce : OUT STD_LOGIC;
    grp_fu_3341_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3341_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3341_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3341_p_ce : OUT STD_LOGIC;
    grp_fu_4439_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4439_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4439_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_4439_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4439_p_ce : OUT STD_LOGIC );
end;


architecture behav of infer_dense_relu_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000011001";
    constant ap_const_lv21_51F : STD_LOGIC_VECTOR (20 downto 0) := "000000000010100011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal layer_9_weights_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer_9_weights_ce0 : STD_LOGIC;
    signal layer_9_weights_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_9_bias_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer_9_bias_ce0 : STD_LOGIC;
    signal layer_9_bias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_reg_604 : STD_LOGIC_VECTOR (9 downto 0);
    signal add108_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_reg_625 : STD_LOGIC_VECTOR (20 downto 0);
    signal phi_urem_reg_637 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln156_fu_663_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln156_reg_897 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln156_fu_675_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_reg_905 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln156_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_addr_reg_910 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln156_1_fu_680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln156_1_reg_915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln158_fu_684_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln158_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln158_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln158_reg_930 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln158_reg_930_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln158_reg_930_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln158_1_fu_696_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln158_1_reg_934 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_reg_940 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_38_fu_769_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln158_fu_845_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln158_reg_1120 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state7_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal add_ln160_1_fu_852_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln160_1_reg_1125 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_reg_1130 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal layer_9_bias_load_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add1_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln49_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln49_1_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_1_reg_1162 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal i_reg_592 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_phi_mux_ii_phi_fu_608_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_add108_phi_fu_618_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_phi_mul_phi_fu_629_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_mux_phi_urem_phi_fu_641_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln160_1_fu_712_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln160_2_fu_761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln49_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_648_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_653_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_748_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln160_fu_756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_769_p33 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal icmp_ln158_1_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln49_fu_858_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_861_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln49_fu_871_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln49_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_648_ce : STD_LOGIC;
    signal grp_fu_653_ce : STD_LOGIC;
    signal grp_fu_658_ce : STD_LOGIC;
    signal grp_fu_658_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component infer_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component infer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component infer_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component infer_mux_3264_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component infer_dense_relu_2_layer_9_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component infer_dense_relu_2_layer_9_bias IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    layer_9_weights_U : component infer_dense_relu_2_layer_9_weights
    generic map (
        DataWidth => 32,
        AddressRange => 51200,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer_9_weights_address0,
        ce0 => layer_9_weights_ce0,
        q0 => layer_9_weights_q0);

    layer_9_bias_U : component infer_dense_relu_2_layer_9_bias
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer_9_bias_address0,
        ce0 => layer_9_bias_ce0,
        q0 => layer_9_bias_q0);

    mux_3264_32_1_1_U1163 : component infer_mux_3264_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => input_0_q0,
        din1 => input_1_q0,
        din2 => input_2_q0,
        din3 => input_3_q0,
        din4 => input_4_q0,
        din5 => input_5_q0,
        din6 => input_6_q0,
        din7 => input_7_q0,
        din8 => input_8_q0,
        din9 => input_9_q0,
        din10 => input_10_q0,
        din11 => input_11_q0,
        din12 => input_12_q0,
        din13 => input_13_q0,
        din14 => input_14_q0,
        din15 => input_15_q0,
        din16 => input_16_q0,
        din17 => input_17_q0,
        din18 => input_18_q0,
        din19 => input_19_q0,
        din20 => input_20_q0,
        din21 => input_21_q0,
        din22 => input_22_q0,
        din23 => input_23_q0,
        din24 => input_24_q0,
        din25 => input_25_q0,
        din26 => input_26_q0,
        din27 => input_27_q0,
        din28 => input_28_q0,
        din29 => input_29_q0,
        din30 => input_30_q0,
        din31 => input_31_q0,
        din32 => tmp_38_fu_769_p33,
        dout => tmp_38_fu_769_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    add108_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                add108_reg_615 <= output_r_q0;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln158_reg_930_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add108_reg_615 <= grp_fu_3337_p_dout0;
            end if; 
        end if;
    end process;

    i_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_592 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                i_reg_592 <= add_ln156_reg_897;
            end if; 
        end if;
    end process;

    ii_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                ii_reg_604 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ii_reg_604 <= add_ln158_reg_925;
            end if; 
        end if;
    end process;

    phi_mul_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                phi_mul_reg_625 <= ap_const_lv21_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_mul_reg_625 <= add_ln160_1_reg_1125;
            end if; 
        end if;
    end process;

    phi_urem_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                phi_urem_reg_637 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_urem_reg_637 <= select_ln158_reg_1120;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add1_reg_1150 <= grp_fu_3337_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln156_reg_897 <= add_ln156_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln158_fu_690_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln158_1_reg_934 <= add_ln158_1_fu_696_p2;
                tmp_22_reg_940 <= ap_phi_mux_phi_mul_phi_fu_629_p4(20 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln158_reg_925 <= add_ln158_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln160_1_reg_1125 <= add_ln160_1_fu_852_p2;
                select_ln158_reg_1120 <= select_ln158_fu_845_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln158_reg_930 <= icmp_ln158_fu_690_p2;
                icmp_ln158_reg_930_pp0_iter1_reg <= icmp_ln158_reg_930;
                icmp_ln158_reg_930_pp0_iter2_reg <= icmp_ln158_reg_930_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                icmp_ln49_1_reg_1162 <= icmp_ln49_1_fu_881_p2;
                icmp_ln49_reg_1157 <= icmp_ln49_fu_875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                layer_9_bias_load_reg_1145 <= layer_9_bias_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul7_reg_1130 <= grp_fu_3341_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln156_fu_669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                output_addr_reg_910 <= zext_ln156_fu_675_p1(6 - 1 downto 0);
                    zext_ln156_reg_905(6 downto 0) <= zext_ln156_fu_675_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln156_1_reg_915(6 downto 0) <= zext_ln156_1_fu_680_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln156_reg_905(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln156_1_reg_915(15 downto 7) <= "000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln156_fu_669_p2, ap_enable_reg_pp0_iter0, icmp_ln158_fu_690_p2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln156_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln158_fu_690_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln158_fu_690_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln156_fu_663_p2 <= std_logic_vector(unsigned(i_reg_592) + unsigned(ap_const_lv7_1));
    add_ln158_1_fu_696_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_urem_phi_fu_641_p4) + unsigned(ap_const_lv10_1));
    add_ln158_fu_684_p2 <= std_logic_vector(unsigned(ap_phi_mux_ii_phi_fu_608_p4) + unsigned(ap_const_lv10_1));
    add_ln160_1_fu_852_p2 <= std_logic_vector(unsigned(phi_mul_reg_625) + unsigned(ap_const_lv21_51F));
    add_ln160_fu_756_p2 <= std_logic_vector(unsigned(shl_ln_fu_748_p3) + unsigned(zext_ln156_1_reg_915));
    and_ln49_fu_891_p2 <= (or_ln49_fu_887_p2 and grp_fu_4439_p_dout0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(7);
    ap_CS_fsm_state15 <= ap_CS_fsm(8);
    ap_CS_fsm_state16 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(13);
    ap_CS_fsm_state21 <= ap_CS_fsm(14);
    ap_CS_fsm_state22 <= ap_CS_fsm(15);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln158_fu_690_p2)
    begin
        if ((icmp_ln158_fu_690_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln156_fu_669_p2)
    begin
        if ((((icmp_ln156_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_add108_phi_fu_618_p4_assign_proc : process(add108_reg_615, icmp_ln158_reg_930_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1, grp_fu_3337_p_dout0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln158_reg_930_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_add108_phi_fu_618_p4 <= grp_fu_3337_p_dout0;
        else 
            ap_phi_mux_add108_phi_fu_618_p4 <= add108_reg_615;
        end if; 
    end process;


    ap_phi_mux_ii_phi_fu_608_p4_assign_proc : process(ii_reg_604, add_ln158_reg_925, ap_CS_fsm_pp0_stage0, icmp_ln158_reg_930, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_ii_phi_fu_608_p4 <= add_ln158_reg_925;
        else 
            ap_phi_mux_ii_phi_fu_608_p4 <= ii_reg_604;
        end if; 
    end process;


    ap_phi_mux_phi_mul_phi_fu_629_p4_assign_proc : process(phi_mul_reg_625, ap_CS_fsm_pp0_stage0, icmp_ln158_reg_930, add_ln160_1_reg_1125, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_phi_mul_phi_fu_629_p4 <= add_ln160_1_reg_1125;
        else 
            ap_phi_mux_phi_mul_phi_fu_629_p4 <= phi_mul_reg_625;
        end if; 
    end process;


    ap_phi_mux_phi_urem_phi_fu_641_p4_assign_proc : process(phi_urem_reg_637, ap_CS_fsm_pp0_stage0, icmp_ln158_reg_930, select_ln158_reg_1120, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln158_reg_930 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_phi_urem_phi_fu_641_p4 <= select_ln158_reg_1120;
        else 
            ap_phi_mux_phi_urem_phi_fu_641_p4 <= phi_urem_reg_637;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln156_fu_669_p2)
    begin
        if (((icmp_ln156_fu_669_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln49_fu_858_p1 <= add1_reg_1150;
    grp_fu_3337_p_ce <= ap_const_logic_1;
    grp_fu_3337_p_din0 <= grp_fu_648_p0;
    grp_fu_3337_p_din1 <= grp_fu_648_p1;
    grp_fu_3337_p_opcode <= ap_const_lv2_0;
    grp_fu_3341_p_ce <= ap_const_logic_1;
    grp_fu_3341_p_din0 <= tmp_38_fu_769_p34;
    grp_fu_3341_p_din1 <= layer_9_weights_q0;
    grp_fu_4439_p_ce <= ap_const_logic_1;
    grp_fu_4439_p_din0 <= add1_reg_1150;
    grp_fu_4439_p_din1 <= ap_const_lv32_0;
    grp_fu_4439_p_opcode <= ap_const_lv5_4;
    grp_fu_648_ce <= ap_const_logic_1;

    grp_fu_648_p0_assign_proc : process(add108_reg_615, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_phi_mux_add108_phi_fu_618_p4, ap_block_pp0_stage1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_648_p0 <= add108_reg_615;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_648_p0 <= ap_phi_mux_add108_phi_fu_618_p4;
        else 
            grp_fu_648_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_648_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, mul7_reg_1130, layer_9_bias_load_reg_1145, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_648_p1 <= layer_9_bias_load_reg_1145;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_648_p1 <= mul7_reg_1130;
        else 
            grp_fu_648_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_648_p2 <= grp_fu_3337_p_dout0;
    grp_fu_653_ce <= ap_const_logic_1;
    grp_fu_653_p0 <= tmp_38_fu_769_p34;
    grp_fu_653_p1 <= layer_9_weights_q0;
    grp_fu_653_p2 <= grp_fu_3341_p_dout0;
    grp_fu_658_ce <= ap_const_logic_1;
    grp_fu_658_opcode <= ap_const_lv5_4;
    grp_fu_658_p0 <= add1_reg_1150;
    grp_fu_658_p1 <= ap_const_lv32_0;
    grp_fu_658_p2 <= grp_fu_4439_p_dout0;
    icmp_ln156_fu_669_p2 <= "1" when (i_reg_592 = ap_const_lv7_40) else "0";
    icmp_ln158_1_fu_840_p2 <= "1" when (unsigned(add_ln158_1_reg_934) < unsigned(ap_const_lv10_19)) else "0";
    icmp_ln158_fu_690_p2 <= "1" when (ap_phi_mux_ii_phi_fu_608_p4 = ap_const_lv10_320) else "0";
    icmp_ln49_1_fu_881_p2 <= "1" when (trunc_ln49_fu_871_p1 = ap_const_lv23_0) else "0";
    icmp_ln49_fu_875_p2 <= "0" when (tmp_fu_861_p4 = ap_const_lv8_FF) else "1";
    input_0_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_0_ce0 <= ap_const_logic_1;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_10_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_10_ce0 <= ap_const_logic_1;
        else 
            input_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_11_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_11_ce0 <= ap_const_logic_1;
        else 
            input_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_12_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_12_ce0 <= ap_const_logic_1;
        else 
            input_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_13_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_13_ce0 <= ap_const_logic_1;
        else 
            input_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_14_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_14_ce0 <= ap_const_logic_1;
        else 
            input_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_15_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_15_ce0 <= ap_const_logic_1;
        else 
            input_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_16_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_16_ce0 <= ap_const_logic_1;
        else 
            input_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_17_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_17_ce0 <= ap_const_logic_1;
        else 
            input_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_18_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_18_ce0 <= ap_const_logic_1;
        else 
            input_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_19_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_19_ce0 <= ap_const_logic_1;
        else 
            input_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_1_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_1_ce0 <= ap_const_logic_1;
        else 
            input_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_20_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_20_ce0 <= ap_const_logic_1;
        else 
            input_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_21_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_21_ce0 <= ap_const_logic_1;
        else 
            input_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_22_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_22_ce0 <= ap_const_logic_1;
        else 
            input_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_23_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_23_ce0 <= ap_const_logic_1;
        else 
            input_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_24_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_24_ce0 <= ap_const_logic_1;
        else 
            input_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_25_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_25_ce0 <= ap_const_logic_1;
        else 
            input_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_26_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_26_ce0 <= ap_const_logic_1;
        else 
            input_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_27_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_27_ce0 <= ap_const_logic_1;
        else 
            input_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_28_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_28_ce0 <= ap_const_logic_1;
        else 
            input_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_29_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_29_ce0 <= ap_const_logic_1;
        else 
            input_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_2_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_2_ce0 <= ap_const_logic_1;
        else 
            input_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_30_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_30_ce0 <= ap_const_logic_1;
        else 
            input_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_31_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_31_ce0 <= ap_const_logic_1;
        else 
            input_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_3_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_3_ce0 <= ap_const_logic_1;
        else 
            input_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_4_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_4_ce0 <= ap_const_logic_1;
        else 
            input_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_5_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_5_ce0 <= ap_const_logic_1;
        else 
            input_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_6_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_6_ce0 <= ap_const_logic_1;
        else 
            input_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_7_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_7_ce0 <= ap_const_logic_1;
        else 
            input_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_8_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_8_ce0 <= ap_const_logic_1;
        else 
            input_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_9_address0 <= zext_ln160_1_fu_712_p1(5 - 1 downto 0);

    input_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_9_ce0 <= ap_const_logic_1;
        else 
            input_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer_9_bias_address0 <= zext_ln156_reg_905(6 - 1 downto 0);

    layer_9_bias_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            layer_9_bias_ce0 <= ap_const_logic_1;
        else 
            layer_9_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer_9_weights_address0 <= zext_ln160_2_fu_761_p1(16 - 1 downto 0);

    layer_9_weights_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer_9_weights_ce0 <= ap_const_logic_1;
        else 
            layer_9_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln49_fu_887_p2 <= (icmp_ln49_reg_1157 or icmp_ln49_1_reg_1162);

    output_r_address0_assign_proc : process(ap_CS_fsm_state2, zext_ln156_fu_675_p1, output_addr_reg_910, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_r_address0 <= output_addr_reg_910;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_r_address0 <= zext_ln156_fu_675_p1(6 - 1 downto 0);
        else 
            output_r_address0 <= "XXXXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(add1_reg_1150, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            output_r_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            output_r_d0 <= add1_reg_1150;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state22, and_ln49_fu_891_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_const_lv1_1 = and_ln49_fu_891_p2) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln158_fu_845_p3 <= 
        add_ln158_1_reg_934 when (icmp_ln158_1_fu_840_p2(0) = '1') else 
        ap_const_lv10_0;
    shl_ln_fu_748_p3 <= (ap_phi_mux_ii_phi_fu_608_p4 & ap_const_lv6_0);
    tmp_38_fu_769_p33 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_940),64));
    tmp_fu_861_p4 <= bitcast_ln49_fu_858_p1(30 downto 23);
    trunc_ln49_fu_871_p1 <= bitcast_ln49_fu_858_p1(23 - 1 downto 0);
    zext_ln156_1_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_592),16));
    zext_ln156_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_592),64));
    zext_ln160_1_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_phi_urem_phi_fu_641_p4),64));
    zext_ln160_2_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln160_fu_756_p2),64));
end behav;
