<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/bcd0/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/div00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/div00.vhd(9,8-9,13) (VHDL-1012) analyzing entity div00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/div00.vhd(18,14-18,18) (VHDL-1010) analyzing architecture div0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd(10,8-10,13) (VHDL-1012) analyzing entity osc00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd(17,14-17,18) (VHDL-1010) analyzing architecture osc0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/packagediv00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/packagediv00.vhd(7,9-7,21) (VHDL-1014) analyzing package packagediv00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd(9,8-9,16) (VHDL-1012) analyzing entity topdiv00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd(19,14-19,21) (VHDL-1010) analyzing architecture topdiv0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/init00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/init00.vhd(8,8-8,14) (VHDL-1012) analyzing entity init00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/init00.vhd(19,14-19,19) (VHDL-1010) analyzing architecture init0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/portA00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/portA00.vhd(8,8-8,15) (VHDL-1012) analyzing entity porta00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/portA00.vhd(18,14-18,20) (VHDL-1010) analyzing architecture porta0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/pcinc00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/pcinc00.vhd(10,8-10,15) (VHDL-1012) analyzing entity pcinc00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/pcinc00.vhd(22,14-22,20) (VHDL-1010) analyzing architecture pcinc0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac8bit00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac8bit00.vhd(8,8-8,16) (VHDL-1012) analyzing entity ac8bit00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac8bit00.vhd(19,14-19,21) (VHDL-1010) analyzing architecture ac8bit0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/leeInst00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/leeInst00.vhd(10,8-10,17) (VHDL-1012) analyzing entity leeinst00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/leeInst00.vhd(18,14-18,22) (VHDL-1010) analyzing architecture leeinst0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift8bit00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift8bit00.vhd(8,8-8,19) (VHDL-1012) analyzing entity shift8bit00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift8bit00.vhd(18,14-18,24) (VHDL-1010) analyzing architecture shift8bit0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac12bit00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac12bit00.vhd(8,8-8,17) (VHDL-1012) analyzing entity ac12bit00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac12bit00.vhd(19,14-19,22) (VHDL-1010) analyzing architecture ac12bit0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/sust00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/sust00.vhd(8,8-8,14) (VHDL-1012) analyzing entity sust00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/sust00.vhd(21,14-21,19) (VHDL-1010) analyzing architecture sust0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/compadd00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/compadd00.vhd(10,8-10,17) (VHDL-1012) analyzing entity compadd00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/compadd00.vhd(20,14-20,22) (VHDL-1010) analyzing architecture compadd0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift12bit00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift12bit00.vhd(8,8-8,20) (VHDL-1012) analyzing entity shift12bit00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift12bit00.vhd(18,14-18,25) (VHDL-1010) analyzing architecture shift12bit0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contIter00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contIter00.vhd(10,8-10,18) (VHDL-1012) analyzing entity contiter00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contIter00.vhd(19,14-19,23) (VHDL-1010) analyzing architecture contiter0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/coderNibbles00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/coderNibbles00.vhd(10,8-10,22) (VHDL-1012) analyzing entity codernibbles00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/coderNibbles00.vhd(18,14-18,27) (VHDL-1010) analyzing architecture codernibbles0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contring00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contring00.vhd(10,8-10,18) (VHDL-1012) analyzing entity contring00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contring00.vhd(17,14-17,23) (VHDL-1010) analyzing architecture contring0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/divint00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/divint00.vhd(10,8-10,16) (VHDL-1012) analyzing entity divint00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/divint00.vhd(17,14-17,21) (VHDL-1010) analyzing architecture divint0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/mux00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/mux00.vhd(10,8-10,13) (VHDL-1012) analyzing entity mux00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/mux00.vhd(19,14-19,18) (VHDL-1010) analyzing architecture mux0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/packagep00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/packagep00.vhd(10,9-10,19) (VHDL-1014) analyzing package packagep00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/topconvbcd00.vhd
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/topconvbcd00.vhd(8,8-8,20) (VHDL-1012) analyzing entity topconvbcd00
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/topconvbcd00.vhd(31,14-31,25) (VHDL-1010) analyzing architecture topconvbcd0
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/topconvbcd00.vhd(8,8-8,20) (VHDL-1067) elaborating topconvbcd00(topconvbcd0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd(9,8-9,16) (VHDL-1067) elaborating topdiv00_uniq_0(topdiv0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd(10,8-10,13) (VHDL-1067) elaborating osc00_uniq_0(osc0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd(29,2-37,4) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/osc00.vhd(29,2-37,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/div00.vhd(9,8-9,13) (VHDL-1067) elaborating div00_uniq_0(div0)
WARNING - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd(34,2-39,4) (VHDL-1250) div01 remains a black-box since it has no binding entity
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/div00vhdl/topdiv00.vhd(14,3-14,9) (VHDL-9001) input port indiv1 has no actual or default value
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/init00.vhd(8,8-8,14) (VHDL-1067) elaborating init00_uniq_0(init0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/portA00.vhd(8,8-8,15) (VHDL-1067) elaborating portA00_uniq_0(portA0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/pcinc00.vhd(10,8-10,15) (VHDL-1067) elaborating pcinc00_uniq_0(pcinc0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac8bit00.vhd(8,8-8,16) (VHDL-1067) elaborating ac8bit00_uniq_0(ac8bit0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/leeInst00.vhd(10,8-10,17) (VHDL-1067) elaborating leeInst00_uniq_0(leeInst0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift8bit00.vhd(8,8-8,19) (VHDL-1067) elaborating shift8bit00_uniq_0(shift8bit0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/ac12bit00.vhd(8,8-8,17) (VHDL-1067) elaborating ac12bit00_uniq_0(ac12bit0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/sust00.vhd(8,8-8,14) (VHDL-1067) elaborating sust00_uniq_0(sust0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/compadd00.vhd(10,8-10,17) (VHDL-1067) elaborating compadd00_uniq_0(compadd0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/shift12bit00.vhd(8,8-8,20) (VHDL-1067) elaborating shift12bit00_uniq_0(shift12bit0)
WARNING - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/packagep00.vhd(128,4-128,14) (VHDL-1336) formal port contiterac of mode inout cannot be associated with actual port contiterac of mode out
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contIter00.vhd(16,2-16,12) (VHDL-1259) contiterac is declared here
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contIter00.vhd(10,8-10,18) (VHDL-1067) elaborating contIter00_uniq_0(contIter0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/coderNibbles00.vhd(10,8-10,22) (VHDL-1067) elaborating coderNibbles00_uniq_0(coderNibbles0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/contring00.vhd(10,8-10,18) (VHDL-1067) elaborating contring00_uniq_0(contring0)
WARNING - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/packagep00.vhd(150,4-150,8) (VHDL-1336) formal port outd of mode inout cannot be associated with actual port outd of mode out
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/divint00.vhd(14,6-14,10) (VHDL-1259) outd is declared here
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/divint00.vhd(10,8-10,16) (VHDL-1067) elaborating divint00_uniq_0(divint0)
INFO - C:/Users/Valery Garibay/Documents/Project3CM2MachX02/bcd01/mux00.vhd(10,8-10,13) (VHDL-1067) elaborating mux00_uniq_0(mux0)
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>