<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-393</identifier><datestamp>2011-12-15T09:56:33Z</datestamp><dc:title>Interconnect delay minimization using a novel pre-mid-post buffer strategy</dc:title><dc:creator>PRASAD, V</dc:creator><dc:creator>DESAI, MP</dc:creator><dc:subject>buffer circuit</dc:subject><dc:subject>circuit optimisation</dc:subject><dc:subject>integrated circuit design</dc:subject><dc:subject>integrated circuit modelling</dc:subject><dc:description>We consider the problem of minimizing the delay in transporting a signal across a distance in a VLSI circuit. The problem can be restated as a combined buffer insertion, buffer sizing and wire sizing problem. We propose a simple buffering architecture for this problem and show that this architecture achieves a near optimal solution. We also derive simple models for a buffered wire which are suitable for high level design.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-19T09:54:25Z</dc:date><dc:date>2011-11-27T14:58:56Z</dc:date><dc:date>2011-12-15T09:56:33Z</dc:date><dc:date>2008-12-19T09:54:25Z</dc:date><dc:date>2011-11-27T14:58:56Z</dc:date><dc:date>2011-12-15T09:56:33Z</dc:date><dc:date>2003</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the 16th International Conference on VLSI Design, New Delhi, India, 4-8 January 2003, 417-422</dc:identifier><dc:identifier>0-7695-1868-0</dc:identifier><dc:identifier>10.1109/ICVD.2003.1183171</dc:identifier><dc:identifier>http://hdl.handle.net/10054/393</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/393</dc:identifier><dc:language>en</dc:language></oai_dc:dc>