Source Block: oh/elink/dv/elink_e16_model.v@2951:2961@HdlStmAssign
   // ################################################
   // # Receiver channels instantiation  
   // ################################################

   //# All the received transactions will be issued on channel0 or channel3 only
   assign c0_fifo_access_rlc = c0_fifo_access | c1_fifo_access;
   assign c3_fifo_access_rlc = c2_fifo_access | c3_fifo_access;

   /*link_rxi_double_channel AUTO_TEMPLATE (
                       .fifo_full_rlc   (@"(substring vl-cell-name 0 2)"_fifo_full_rlc),
                       .\(.*\)_out      (@"(substring vl-cell-name 0 2)"_\1_out[]),

Diff Content:
- 2956    assign c0_fifo_access_rlc = c0_fifo_access | c1_fifo_access;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@2952:2962
   // # Receiver channels instantiation  
   // ################################################

   //# All the received transactions will be issued on channel0 or channel3 only
   assign c0_fifo_access_rlc = c0_fifo_access | c1_fifo_access;
   assign c3_fifo_access_rlc = c2_fifo_access | c3_fifo_access;

   /*link_rxi_double_channel AUTO_TEMPLATE (
                       .fifo_full_rlc   (@"(substring vl-cell-name 0 2)"_fifo_full_rlc),
                       .\(.*\)_out      (@"(substring vl-cell-name 0 2)"_\1_out[]),
                       .emesh_wait_in   (@"(substring vl-cell-name 0 2)"_emesh_wait_in),

