<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.14">
  <compounddef id="struct_s_c_b___type" kind="struct" language="C++" prot="public">
    <compoundname>SCB_Type</compoundname>
    <includes refid="core__armv8mbl_8h" local="no">core_armv8mbl.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_s_c_b___type_1adbf8292503748ba6421a523bdee6819d" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t CPUID</definition>
        <argsstring></argsstring>
        <name>CPUID</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x000 (R/ ) CPUID Base Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="383" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="383" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1aced895d6aba03d72b0d865fcc5ce44ee" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t ICSR</definition>
        <argsstring></argsstring>
        <name>ICSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x004 (R/W) Interrupt Control and State Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="384" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="384" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1af86c61a5d38a4fc9cef942a12744486b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="388" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="388" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a9b6ccd9c0c0865f8facad77ea37240b0" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t AIRCR</definition>
        <argsstring></argsstring>
        <name>AIRCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="390" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1acac65f229cb3fcb5369a0a9e0393b8c0" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t SCR</definition>
        <argsstring></argsstring>
        <name>SCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x010 (R/W) System Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="391" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="391" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ad68b5c1f2d9845ef4247cf2d9b041336" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t CCR</definition>
        <argsstring></argsstring>
        <name>CCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x014 (R/W) Configuration Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="392" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ac4ac04e673b5b8320d53f7b0947db902" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="393" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a67fd6058e3196a723d64df2d22ae6daa" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t SHPR[2U]</definition>
        <argsstring>[2U]</argsstring>
        <name>SHPR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="394" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="394" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a44ad5c292dbd77e72f310902375a8a06" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t SHCSR</definition>
        <argsstring></argsstring>
        <name>SHCSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x024 (R/W) System Handler Control and State Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mbl.h" line="395" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ae457d2615e203c3d5904a43a1bc9df71" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t VTOR</definition>
        <argsstring></argsstring>
        <name>VTOR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x008 (R/W) Vector Table Offset Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="501" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="501" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a49f5a554705aebf542765b3a38f4feb9" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint8_t</type>
        <definition>__IOM uint8_t SHPR[12U]</definition>
        <argsstring>[12U]</argsstring>
        <name>SHPR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="505" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="505" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a0f9e27357254e6e953a94f95bda040b1" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t CFSR</definition>
        <argsstring></argsstring>
        <name>CFSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x028 (R/W) Configurable Fault Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="507" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="507" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ab974e7ceb2e52a3fbcaa84e06e52922d" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t HFSR</definition>
        <argsstring></argsstring>
        <name>HFSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x02C (R/W) HardFault Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="508" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="508" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a3b590075aa07880ce686d5cfb4e61c5c" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t DFSR</definition>
        <argsstring></argsstring>
        <name>DFSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x030 (R/W) Debug Fault Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="509" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="509" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ae9d94d186615d57d38c9253cb842d244" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t MMFAR</definition>
        <argsstring></argsstring>
        <name>MMFAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x034 (R/W) MemManage Fault Address Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="510" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a3fde073744418e2fe476333cb4d55d0d" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t BFAR</definition>
        <argsstring></argsstring>
        <name>BFAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x038 (R/W) BusFault Address Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="511" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a3ef0057e48fdef798f2ee12125a80d9f" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t AFSR</definition>
        <argsstring></argsstring>
        <name>AFSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x03C (R/W) Auxiliary Fault Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="512" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a37569b15cd2c9a50691e8b5e15a1d129" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ID_PFR[2U]</definition>
        <argsstring>[2U]</argsstring>
        <name>ID_PFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x040 (R/ ) Processor Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="513" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="513" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a883f7e28417c51d3a3bf03185baf448f" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ID_DFR</definition>
        <argsstring></argsstring>
        <name>ID_DFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x048 (R/ ) Debug Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="514" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="514" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a394a63fd0c3f9d7a52d7b220e31a2ef4" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ID_ADR</definition>
        <argsstring></argsstring>
        <name>ID_ADR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x04C (R/ ) Auxiliary Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="515" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="515" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a6a3474c4944f3e007cc3a9dc28b76650" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ID_MMFR[4U]</definition>
        <argsstring>[4U]</argsstring>
        <name>ID_MMFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x050 (R/ ) Memory Model Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="516" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="516" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a7b10a73ce177ee4ea65cf88f8538017e" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ID_ISAR[6U]</definition>
        <argsstring>[6U]</argsstring>
        <name>ID_ISAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x060 (R/ ) Instruction Set Attributes Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="517" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="517" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a40b4dc749a25d1c95c2125e88683a591" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t CLIDR</definition>
        <argsstring></argsstring>
        <name>CLIDR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x078 (R/ ) Cache Level ID register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="518" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="518" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1aad937861e203bb05ae22c4369c458561" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t CTR</definition>
        <argsstring></argsstring>
        <name>CTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x07C (R/ ) Cache Type register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="519" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a90c793639fc9470e50e4f4fc4b3464da" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t CCSIDR</definition>
        <argsstring></argsstring>
        <name>CCSIDR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x080 (R/ ) Cache Size ID Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="520" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ae627674bc3ccfc2d67caccfc1f4ea4ed" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t CSSELR</definition>
        <argsstring></argsstring>
        <name>CSSELR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x084 (R/W) Cache Size Selection Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="521" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="521" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ab8e9dd6ca5f31244ea352ed0c19155d8" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t CPACR</definition>
        <argsstring></argsstring>
        <name>CPACR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x088 (R/W) Coprocessor Access Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="522" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="522" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a3b7fa817ab498ce63563c73ae316c9b6" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t NSACR</definition>
        <argsstring></argsstring>
        <name>NSACR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x08C (R/W) Non-Secure Access Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="523" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="523" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ae4127589f72d736e30df2dd53f665e93" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3[92U]</definition>
        <argsstring>[92U]</argsstring>
        <name>RESERVED3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="524" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="524" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ada9cbba14ab1cc3fddd585f870932db8" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t STIR</definition>
        <argsstring></argsstring>
        <name>STIR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x200 ( /W) Software Triggered Interrupt Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="525" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="525" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1af348cb636c453ec2e83974c0b38fe9d7" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED4[15U]</definition>
        <argsstring>[15U]</argsstring>
        <name>RESERVED4</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="526" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="526" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a9b0103b438c8922eaea5624f71afbbc8" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t MVFR0</definition>
        <argsstring></argsstring>
        <name>MVFR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="527" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a0a610dc4212de3ce1ad62e9afa76c728" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t MVFR1</definition>
        <argsstring></argsstring>
        <name>MVFR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="528" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="528" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a8353348c9336aa1aadcbf86b6f0f18c9" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t MVFR2</definition>
        <argsstring></argsstring>
        <name>MVFR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x248 (R/ ) Media and VFP Feature Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="529" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a942b5bad37ebf529ebb15a33522ae475" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED5[1U]</definition>
        <argsstring>[1U]</argsstring>
        <name>RESERVED5</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="530" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="530" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a011024c365e7c5bd13a63830af60b10c" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t ICIALLU</definition>
        <argsstring></argsstring>
        <name>ICIALLU</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="531" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="531" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1aecf1563d46d998532d9a9fdb0a9affff" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED6[1U]</definition>
        <argsstring>[1U]</argsstring>
        <name>RESERVED6</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="532" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="532" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a1a8ecda7b1e4a1100dd82fc694bb4eb5" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t ICIMVAU</definition>
        <argsstring></argsstring>
        <name>ICIMVAU</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="533" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="533" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a72402d657f9e448afce57bbd8577864d" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCIMVAC</definition>
        <argsstring></argsstring>
        <name>DCIMVAC</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="534" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="534" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1aca1ec746911b0934dd11c31d93a369be" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCISW</definition>
        <argsstring></argsstring>
        <name>DCISW</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="535" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="535" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a9d4029e220311690756d836948e71393" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCCMVAU</definition>
        <argsstring></argsstring>
        <name>DCCMVAU</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="536" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="536" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1acc23dc74d8f0378d81bc72302e325e50" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCCMVAC</definition>
        <argsstring></argsstring>
        <name>DCCMVAC</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="537" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="537" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a2bf149d6d8f4fa59e25aee340512cb79" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCCSW</definition>
        <argsstring></argsstring>
        <name>DCCSW</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x26C ( /W) D-Cache Clean by Set-way </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="538" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="538" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a18ef4bf4fbbb205544985598b1bb64f4" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCCIMVAC</definition>
        <argsstring></argsstring>
        <name>DCCIMVAC</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="539" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ab6e447723358e736a9f69ffc88a97ba1" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a0ea2009ed8fd9ef35b48708280fdb758" kindref="member">__OM</ref> uint32_t</type>
        <definition>__OM uint32_t DCCISW</definition>
        <argsstring></argsstring>
        <name>DCCISW</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="540" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="540" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a673086408889531c2e8220a306411a43" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED7[6U]</definition>
        <argsstring>[6U]</argsstring>
        <name>RESERVED7</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="541" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a18d1734811b40e7edf6e5213bf336ca8" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t ITCMCR</definition>
        <argsstring></argsstring>
        <name>ITCMCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="542" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ad5a9c8098433fa3ac108487e0ccd9cfc" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t DTCMCR</definition>
        <argsstring></argsstring>
        <name>DTCMCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="543" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a209b4026c2994d0e18e883aa9af5c3cc" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t AHBPCR</definition>
        <argsstring></argsstring>
        <name>AHBPCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x298 (R/W) AHBP Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="544" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="544" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a39711bf09810b078ac81b2c76c6908f6" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t CACR</definition>
        <argsstring></argsstring>
        <name>CACR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x29C (R/W) L1 Cache Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="545" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a25bb4ac449a4122217e2ca74b9ad4e3e" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t AHBSCR</definition>
        <argsstring></argsstring>
        <name>AHBSCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x2A0 (R/W) AHB Slave Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="546" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="546" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ac51834a471d74e0522dd2734079d57cb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED8[1U]</definition>
        <argsstring>[1U]</argsstring>
        <name>RESERVED8</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="547" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="547" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1aa104b9e01b129abe3de43c439916f655" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint32_t</type>
        <definition>__IOM uint32_t ABFSR</definition>
        <argsstring></argsstring>
        <name>ABFSR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_armv8mml.h" line="548" column="1" bodyfile="SDK/CMSIS/core_armv8mml.h" bodystart="548" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a293826a2c44f754e80af03d62f62f9e6" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1ab6caba5853a60a17e8e04499b52bf691" kindref="member">__IOM</ref> uint8_t</type>
        <definition>__IOM uint8_t SHP[12U]</definition>
        <argsstring>[12U]</argsstring>
        <name>SHP</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="448" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a602fa5eae6a772dbb09970d304e75690" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t PFR[2U]</definition>
        <argsstring>[2U]</argsstring>
        <name>PFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x040 (R/ ) Processor Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="456" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="456" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ae2b3d4530d1b0c05593b634dc46348bd" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t DFR</definition>
        <argsstring></argsstring>
        <name>DFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x048 (R/ ) Debug Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="457" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="457" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1a72572af6d5dece4947453aeabd52575f" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ADR</definition>
        <argsstring></argsstring>
        <name>ADR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x04C (R/ ) Auxiliary Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="458" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="458" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1ab6c914b579d22d7eb86d0e3d9a5fde71" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t MMFR[4U]</definition>
        <argsstring>[4U]</argsstring>
        <name>MMFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x050 (R/ ) Memory Model Feature Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="459" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="459" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_c_b___type_1af2950df748750d535d5d65ac1c209563" prot="public" static="no" mutable="no">
        <type><ref refid="core__cm4_8h_1a4cc1649793116d7c2d8afce7a4ffce43" kindref="member">__IM</ref> uint32_t</type>
        <definition>__IM uint32_t ISAR[5U]</definition>
        <argsstring>[5U]</argsstring>
        <name>ISAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Offset: 0x060 (R/ ) Instruction Set Attributes Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="SDK/CMSIS/core_cm4.h" line="460" column="1" bodyfile="SDK/CMSIS/core_cm4.h" bodystart="460" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Structure type to access the System Control Block (SCB). </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="SDK/CMSIS/core_armv8mbl.h" line="382" column="1" bodyfile="SDK/CMSIS/core_armv8mbl.h" bodystart="381" bodyend="396"/>
    <listofallmembers>
      <member refid="struct_s_c_b___type_1aa104b9e01b129abe3de43c439916f655" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ABFSR</name></member>
      <member refid="struct_s_c_b___type_1a72572af6d5dece4947453aeabd52575f" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ADR</name></member>
      <member refid="struct_s_c_b___type_1a3ef0057e48fdef798f2ee12125a80d9f" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>AFSR</name></member>
      <member refid="struct_s_c_b___type_1a209b4026c2994d0e18e883aa9af5c3cc" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>AHBPCR</name></member>
      <member refid="struct_s_c_b___type_1a25bb4ac449a4122217e2ca74b9ad4e3e" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>AHBSCR</name></member>
      <member refid="struct_s_c_b___type_1a9b6ccd9c0c0865f8facad77ea37240b0" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>AIRCR</name></member>
      <member refid="struct_s_c_b___type_1a3fde073744418e2fe476333cb4d55d0d" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>BFAR</name></member>
      <member refid="struct_s_c_b___type_1a39711bf09810b078ac81b2c76c6908f6" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CACR</name></member>
      <member refid="struct_s_c_b___type_1ad68b5c1f2d9845ef4247cf2d9b041336" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CCR</name></member>
      <member refid="struct_s_c_b___type_1a90c793639fc9470e50e4f4fc4b3464da" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CCSIDR</name></member>
      <member refid="struct_s_c_b___type_1a0f9e27357254e6e953a94f95bda040b1" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CFSR</name></member>
      <member refid="struct_s_c_b___type_1a40b4dc749a25d1c95c2125e88683a591" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CLIDR</name></member>
      <member refid="struct_s_c_b___type_1ab8e9dd6ca5f31244ea352ed0c19155d8" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CPACR</name></member>
      <member refid="struct_s_c_b___type_1adbf8292503748ba6421a523bdee6819d" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CPUID</name></member>
      <member refid="struct_s_c_b___type_1ae627674bc3ccfc2d67caccfc1f4ea4ed" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CSSELR</name></member>
      <member refid="struct_s_c_b___type_1aad937861e203bb05ae22c4369c458561" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>CTR</name></member>
      <member refid="struct_s_c_b___type_1a18ef4bf4fbbb205544985598b1bb64f4" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCCIMVAC</name></member>
      <member refid="struct_s_c_b___type_1ab6e447723358e736a9f69ffc88a97ba1" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCCISW</name></member>
      <member refid="struct_s_c_b___type_1acc23dc74d8f0378d81bc72302e325e50" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCCMVAC</name></member>
      <member refid="struct_s_c_b___type_1a9d4029e220311690756d836948e71393" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCCMVAU</name></member>
      <member refid="struct_s_c_b___type_1a2bf149d6d8f4fa59e25aee340512cb79" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCCSW</name></member>
      <member refid="struct_s_c_b___type_1a72402d657f9e448afce57bbd8577864d" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCIMVAC</name></member>
      <member refid="struct_s_c_b___type_1aca1ec746911b0934dd11c31d93a369be" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DCISW</name></member>
      <member refid="struct_s_c_b___type_1ae2b3d4530d1b0c05593b634dc46348bd" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DFR</name></member>
      <member refid="struct_s_c_b___type_1a3b590075aa07880ce686d5cfb4e61c5c" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DFSR</name></member>
      <member refid="struct_s_c_b___type_1ad5a9c8098433fa3ac108487e0ccd9cfc" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>DTCMCR</name></member>
      <member refid="struct_s_c_b___type_1ab974e7ceb2e52a3fbcaa84e06e52922d" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>HFSR</name></member>
      <member refid="struct_s_c_b___type_1a011024c365e7c5bd13a63830af60b10c" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ICIALLU</name></member>
      <member refid="struct_s_c_b___type_1a1a8ecda7b1e4a1100dd82fc694bb4eb5" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ICIMVAU</name></member>
      <member refid="struct_s_c_b___type_1aced895d6aba03d72b0d865fcc5ce44ee" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ICSR</name></member>
      <member refid="struct_s_c_b___type_1a394a63fd0c3f9d7a52d7b220e31a2ef4" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ID_ADR</name></member>
      <member refid="struct_s_c_b___type_1a883f7e28417c51d3a3bf03185baf448f" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ID_DFR</name></member>
      <member refid="struct_s_c_b___type_1a7b10a73ce177ee4ea65cf88f8538017e" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ID_ISAR</name></member>
      <member refid="struct_s_c_b___type_1a6a3474c4944f3e007cc3a9dc28b76650" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ID_MMFR</name></member>
      <member refid="struct_s_c_b___type_1a37569b15cd2c9a50691e8b5e15a1d129" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ID_PFR</name></member>
      <member refid="struct_s_c_b___type_1af2950df748750d535d5d65ac1c209563" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ISAR</name></member>
      <member refid="struct_s_c_b___type_1a18d1734811b40e7edf6e5213bf336ca8" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>ITCMCR</name></member>
      <member refid="struct_s_c_b___type_1ae9d94d186615d57d38c9253cb842d244" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>MMFAR</name></member>
      <member refid="struct_s_c_b___type_1ab6c914b579d22d7eb86d0e3d9a5fde71" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>MMFR</name></member>
      <member refid="struct_s_c_b___type_1a9b0103b438c8922eaea5624f71afbbc8" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>MVFR0</name></member>
      <member refid="struct_s_c_b___type_1a0a610dc4212de3ce1ad62e9afa76c728" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>MVFR1</name></member>
      <member refid="struct_s_c_b___type_1a8353348c9336aa1aadcbf86b6f0f18c9" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>MVFR2</name></member>
      <member refid="struct_s_c_b___type_1a3b7fa817ab498ce63563c73ae316c9b6" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>NSACR</name></member>
      <member refid="struct_s_c_b___type_1a602fa5eae6a772dbb09970d304e75690" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>PFR</name></member>
      <member refid="struct_s_c_b___type_1af86c61a5d38a4fc9cef942a12744486b" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED0</name></member>
      <member refid="struct_s_c_b___type_1ac4ac04e673b5b8320d53f7b0947db902" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED1</name></member>
      <member refid="struct_s_c_b___type_1ae4127589f72d736e30df2dd53f665e93" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED3</name></member>
      <member refid="struct_s_c_b___type_1af348cb636c453ec2e83974c0b38fe9d7" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED4</name></member>
      <member refid="struct_s_c_b___type_1a942b5bad37ebf529ebb15a33522ae475" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED5</name></member>
      <member refid="struct_s_c_b___type_1aecf1563d46d998532d9a9fdb0a9affff" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED6</name></member>
      <member refid="struct_s_c_b___type_1a673086408889531c2e8220a306411a43" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED7</name></member>
      <member refid="struct_s_c_b___type_1ac51834a471d74e0522dd2734079d57cb" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>RESERVED8</name></member>
      <member refid="struct_s_c_b___type_1acac65f229cb3fcb5369a0a9e0393b8c0" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>SCR</name></member>
      <member refid="struct_s_c_b___type_1a44ad5c292dbd77e72f310902375a8a06" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>SHCSR</name></member>
      <member refid="struct_s_c_b___type_1a293826a2c44f754e80af03d62f62f9e6" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>SHP</name></member>
      <member refid="struct_s_c_b___type_1a67fd6058e3196a723d64df2d22ae6daa" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>SHPR</name></member>
      <member refid="struct_s_c_b___type_1a49f5a554705aebf542765b3a38f4feb9" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>SHPR</name></member>
      <member refid="struct_s_c_b___type_1ada9cbba14ab1cc3fddd585f870932db8" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>STIR</name></member>
      <member refid="struct_s_c_b___type_1ae457d2615e203c3d5904a43a1bc9df71" prot="public" virt="non-virtual"><scope>SCB_Type</scope><name>VTOR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
