{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599783060328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599783060427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 20:10:58 2020 " "Processing started: Thu Sep 10 20:10:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599783060427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599783060427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599783060430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599783066026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599783066026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/QuartusDD/Lab1/Lab1.1/counter/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599783117745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599783117745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599783118046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst " "Elaborating entity \"74163\" for hierarchy \"74163:inst\"" {  } { { "counter.bdf" "inst" { Schematic "C:/Users/Johnny Li/Desktop/QuartusDD/Lab1/Lab1.1/counter/counter.bdf" { { 8 312 432 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599783118516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst " "Elaborated megafunction instantiation \"74163:inst\"" {  } { { "counter.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/QuartusDD/Lab1/Lab1.1/counter/counter.bdf" { { 8 312 432 192 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599783118547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599783118748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst\|f74163:sub 74163:inst " "Elaborated megafunction instantiation \"74163:inst\|f74163:sub\", which is child of megafunction instantiation \"74163:inst\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "counter.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/QuartusDD/Lab1/Lab1.1/counter/counter.bdf" { { 8 312 432 192 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599783118848 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "2 " "Converted 2 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1599783121117 ""}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "10 " "Ignored 10 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "8 " "Ignored 8 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst1\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst1\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst1\|f74163:sub\|108 " "Node \"74163:inst1\|f74163:sub\|108\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 216 280 392 "108" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst1\|f74163:sub\|107~0 " "Node \"74163:inst1\|f74163:sub\|107~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst1\|f74163:sub\|107~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst1\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst1\|f74163:sub\|119 " "Node \"74163:inst1\|f74163:sub\|119\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 552 216 280 592 "119" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst1\|f74163:sub\|118~0 " "Node \"74163:inst1\|f74163:sub\|118~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 640 416 464 672 "118" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst1\|f74163:sub\|118~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst1\|f74163:sub\|118~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst1\|f74163:sub\|129~0 " "Node \"74163:inst1\|f74163:sub\|129~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst1\|f74163:sub\|130 " "Node \"74163:inst1\|f74163:sub\|130\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 640 416 464 672 "118" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|108 " "Node \"74163:inst\|f74163:sub\|108\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 216 280 392 "108" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst\|f74163:sub\|107~0 " "Node \"74163:inst\|f74163:sub\|107~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|107~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|119 " "Node \"74163:inst\|f74163:sub\|119\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 552 216 280 592 "119" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst\|f74163:sub\|118~0 " "Node \"74163:inst\|f74163:sub\|118~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 640 416 464 672 "118" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|118~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|118~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM 74163:inst\|f74163:sub\|129~0 " "Node \"74163:inst\|f74163:sub\|129~0\" of type CARRY_SUM" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|130 " "Node \"74163:inst\|f74163:sub\|130\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 640 416 464 672 "118" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst1\|f74163:sub\|140~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst1\|f74163:sub\|140~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst1\|f74163:sub\|105 " "Node \"74163:inst1\|f74163:sub\|105\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 152 216 280 192 "105" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst1\|f74163:sub\|73 " "Node \"74163:inst1\|f74163:sub\|73\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|140~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|140~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|105 " "Node \"74163:inst\|f74163:sub\|105\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 152 216 280 192 "105" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|73 " "Node \"74163:inst\|f74163:sub\|73\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1599783121238 ""}  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""}  } {  } 0 18011 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS_HDR" "2 " "Ignored 2 CARRY_SUM primitives -- logic cell requires more inputs than it can contain" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "74163:inst\|f74163:sub\|129~0 " "Can't place CARRY primitive \"74163:inst\|f74163:sub\|129~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1599783121238 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "74163:inst1\|f74163:sub\|129~0 " "Can't place CARRY primitive \"74163:inst1\|f74163:sub\|129~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74163.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1599783121238 ""}  } {  } 0 18015 "Ignored %1!d! CARRY_SUM primitives -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1599783121238 ""}  } {  } 0 18009 "Ignored %1!d! CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1599783121238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599783121724 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599783121724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599783121724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599783121724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599783124338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 20:12:04 2020 " "Processing ended: Thu Sep 10 20:12:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599783124338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599783124338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599783124338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599783124338 ""}
