;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -717, <-32
	MOV -17, <-20
	SLT <301, 103
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	MOV -11, <-20
	JMP <121, #106
	ADD #12, @1
	MOV -11, <-20
	SPL 0, #-2
	SUB @127, <106
	SUB @127, @106
	SLT 102, 620
	ADD <127, @-106
	ADD <127, @-106
	ADD #12, @1
	JMN 0, #-2
	MOV -11, <-20
	ADD 10, 9
	SUB @121, @106
	SUB @121, 103
	ADD 110, 9
	MOV -11, @-20
	ADD 110, 9
	SPL 0, #-2
	ADD 110, 9
	SPL 0, #-2
	SLT 110, 9
	ADD <27, @-106
	SLT <301, 103
	SUB @127, 106
	MOV -11, <-20
	SUB #10, <462
	MOV -717, <-32
	MOV -11, <-20
	MOV -717, <-32
	ADD 110, 9
	ADD 211, 60
	ADD 110, 9
	ADD 211, 60
	SPL 0, #-2
	SUB #10, <462
	SPL 0, #-2
	JMP <121, #106
	SUB #10, <462
	MOV -717, <-32
	SUB #10, <462
	SUB #10, <462
	MOV -717, <-32
