

================================================================
== Vitis HLS Report for 'relu_stage_0_1_Pipeline_l_S_j_0_j1'
================================================================
* Date:           Sat Jan 10 20:13:46 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 6 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln65_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln65"   --->   Operation 7 'read' 'zext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1_1 = load i7 %j1" [kernel.cpp:60]   --->   Operation 10 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%icmp_ln60 = icmp_eq  i7 %j1_1, i7 64" [kernel.cpp:60]   --->   Operation 11 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln60 = add i7 %j1_1, i7 1" [kernel.cpp:60]   --->   Operation 13 'add' 'add_ln60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split2, void %.exitStub" [kernel.cpp:60]   --->   Operation 14 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %j1_1" [kernel.cpp:60]   --->   Operation 15 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v18_addr = getelementptr i32 %v18, i64 0, i64 %zext_ln60" [kernel.cpp:62]   --->   Operation 16 'getelementptr' 'v18_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%v20 = load i6 %v18_addr" [kernel.cpp:62]   --->   Operation 17 'load' 'v20' <Predicate = (!icmp_ln60)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln60 = store i7 %add_ln60, i7 %j1" [kernel.cpp:60]   --->   Operation 18 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 19 [1/2] (1.29ns)   --->   "%v20 = load i6 %v18_addr" [kernel.cpp:62]   --->   Operation 19 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 20 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %v20, i32 0" [kernel.cpp:63]   --->   Operation 20 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i7 %j1_1" [kernel.cpp:65]   --->   Operation 21 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.99ns)   --->   "%add_ln65 = add i12 %zext_ln65_read, i12 %zext_ln65_1" [kernel.cpp:65]   --->   Operation 22 'add' 'add_ln65' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65" [kernel.cpp:65]   --->   Operation 23 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%v15_addr = getelementptr i32 %v15, i64 0, i64 %zext_ln65_2" [kernel.cpp:65]   --->   Operation 24 'getelementptr' 'v15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [kernel.cpp:60]   --->   Operation 25 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:60]   --->   Operation 26 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %v20" [kernel.cpp:63]   --->   Operation 27 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63, i32 23, i32 30" [kernel.cpp:63]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %bitcast_ln63" [kernel.cpp:63]   --->   Operation 29 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%icmp_ln63 = icmp_ne  i8 %tmp_1, i8 255" [kernel.cpp:63]   --->   Operation 30 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%icmp_ln63_1 = icmp_eq  i23 %trunc_ln63, i23 0" [kernel.cpp:63]   --->   Operation 31 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node v22)   --->   "%or_ln63 = or i1 %icmp_ln63_1, i1 %icmp_ln63" [kernel.cpp:63]   --->   Operation 32 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %v20, i32 0" [kernel.cpp:63]   --->   Operation 33 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node v22)   --->   "%v21 = and i1 %or_ln63, i1 %tmp_2" [kernel.cpp:63]   --->   Operation 34 'and' 'v21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%v22 = select i1 %v21, i32 %v20, i32 0" [kernel.cpp:64]   --->   Operation 35 'select' 'v22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln65 = store i32 %v22, i12 %v15_addr" [kernel.cpp:65]   --->   Operation 36 'store' 'store_ln65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                (alloca           ) [ 0100]
zext_ln65_read    (read             ) [ 0111]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
j1_1              (load             ) [ 0111]
icmp_ln60         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln60          (add              ) [ 0000]
br_ln60           (br               ) [ 0000]
zext_ln60         (zext             ) [ 0000]
v18_addr          (getelementptr    ) [ 0110]
store_ln60        (store            ) [ 0000]
v20               (load             ) [ 0101]
zext_ln65_1       (zext             ) [ 0000]
add_ln65          (add              ) [ 0000]
zext_ln65_2       (zext             ) [ 0000]
v15_addr          (getelementptr    ) [ 0000]
specpipeline_ln60 (specpipeline     ) [ 0000]
specloopname_ln60 (specloopname     ) [ 0000]
bitcast_ln63      (bitcast          ) [ 0000]
tmp_1             (partselect       ) [ 0000]
trunc_ln63        (trunc            ) [ 0000]
icmp_ln63         (icmp             ) [ 0000]
icmp_ln63_1       (icmp             ) [ 0000]
or_ln63           (or               ) [ 0000]
tmp_2             (fcmp             ) [ 0000]
v21               (and              ) [ 0000]
v22               (select           ) [ 0000]
store_ln65        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln65">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v18">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln65_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln65_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v18_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v18_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="v15_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="12" slack="0"/>
<pin id="71" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v15_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln65_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j1_1_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln60_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln60_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln60_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln60_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln65_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="2"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln65_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="2"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln65_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bitcast_ln63_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln63_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln63_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln63_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="23" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln63_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v21_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v21/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="v22_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v22/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="zext_ln65_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="2"/>
<pin id="187" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln65_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="j1_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="2"/>
<pin id="192" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="j1_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln60_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v18_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v18_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="v20_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="61" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="132" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="146" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="80" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="181"><net_src comp="44" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="188"><net_src comp="48" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="193"><net_src comp="91" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="198"><net_src comp="94" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="54" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="207"><net_src comp="61" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v15 | {3 }
 - Input state : 
	Port: relu_stage_0.1_Pipeline_l_S_j_0_j1 : zext_ln65 | {1 }
	Port: relu_stage_0.1_Pipeline_l_S_j_0_j1 : v18 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j1_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		zext_ln60 : 2
		v18_addr : 3
		v20 : 4
		store_ln60 : 3
	State 2
		tmp_2 : 1
	State 3
		add_ln65 : 1
		zext_ln65_2 : 2
		v15_addr : 3
		tmp_1 : 1
		trunc_ln63 : 1
		icmp_ln63 : 2
		icmp_ln63_1 : 2
		or_ln63 : 3
		v21 : 3
		v22 : 3
		store_ln65 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln60_fu_94      |    0    |    10   |
|   icmp   |      icmp_ln63_fu_146     |    0    |    11   |
|          |     icmp_ln63_1_fu_152    |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln60_fu_100      |    0    |    14   |
|          |      add_ln65_fu_119      |    0    |    19   |
|----------|---------------------------|---------|---------|
|  select  |         v22_fu_170        |    0    |    32   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln63_fu_158      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |         v21_fu_164        |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln65_read_read_fu_48 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_80         |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln60_fu_106     |    0    |    0    |
|   zext   |     zext_ln65_1_fu_116    |    0    |    0    |
|          |     zext_ln65_2_fu_124    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_1_fu_132       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln63_fu_142     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   106   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln60_reg_195  |    1   |
|     j1_1_reg_190     |    7   |
|      j1_reg_178      |    7   |
|   v18_addr_reg_199   |    6   |
|      v20_reg_204     |   32   |
|zext_ln65_read_reg_185|   12   |
+----------------------+--------+
|         Total        |   65   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_80    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||   0.92  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   65   |   124  |
+-----------+--------+--------+--------+
