<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-12607</identifier><datestamp>2011-12-27T05:51:22Z</datestamp><dc:title>STUDY OF THE ORIGIN OF DOUBLE PEAKS IN THE CONDUCTANCE-VOLTAGE PLOTS OF AL-SIO2-SI CAPACITORS</dc:title><dc:creator>SUNDARSINGH, VP</dc:creator><dc:creator>DAS, RP</dc:creator><dc:publisher>TAYLOR &amp; FRANCIS LTD</dc:publisher><dc:date>2011-08-31T05:59:03Z</dc:date><dc:date>2011-12-26T12:59:23Z</dc:date><dc:date>2011-12-27T05:51:22Z</dc:date><dc:date>2011-08-31T05:59:03Z</dc:date><dc:date>2011-12-26T12:59:23Z</dc:date><dc:date>2011-12-27T05:51:22Z</dc:date><dc:date>1984</dc:date><dc:type>Article</dc:type><dc:identifier>INTERNATIONAL JOURNAL OF ELECTRONICS, 57(4), 535-541</dc:identifier><dc:identifier>0020-7217</dc:identifier><dc:identifier>http://dx.doi.org/10.1080/00207218408938935</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/12607</dc:identifier><dc:identifier>http://hdl.handle.net/10054/12607</dc:identifier><dc:language>en</dc:language></oai_dc:dc>