
---------- Begin Simulation Statistics ----------
host_inst_rate                                 411340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402736                       # Number of bytes of host memory used
host_seconds                                    48.62                       # Real time elapsed on the host
host_tick_rate                              361998548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017601                       # Number of seconds simulated
sim_ticks                                 17601010500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3304691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 16084.033800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13277.997146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3214513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1450426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.027288                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                90178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              6098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1116414000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84080                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 22879.801175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20487.650933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     101266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              781                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     74657000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3644                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50861.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.355168                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              90                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      4577500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6127521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 16401.970318                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13577.481647                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6032917                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1551692000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.015439                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 94604                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1191071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980732                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.269315                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6127521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 16401.970318                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13577.481647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6032917                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1551692000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.015439                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                94604                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1191071000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85977                       # number of replacements
system.cpu.dcache.sampled_refs                  87001                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.269315                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6033969                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502070190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3601                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12209656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        30000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        30625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12209647                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         270000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                    9                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency       245000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1356627.444444                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12209656                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        30000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        30625                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12209647                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          270000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                     9                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       245000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012989                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.650622                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12209656                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        30000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        30625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12209647                       # number of overall hits
system.cpu.icache.overall_miss_latency         270000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                    9                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       245000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.650622                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12209647                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44586.940036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1153999182                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 25882                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52954.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        42050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2910                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.003766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          420500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.003423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       64104.788649                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  48934.433677                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80706                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              216866500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.040231                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         3383                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         161581500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.039268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    3302                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56889.502762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40955.801105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41188000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       724                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29652000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  724                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3601                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3601                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.897606                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87010                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        64068.650560                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   48913.647343                       # average overall mshr miss latency
system.l2.demand_hits                           83616                       # number of demand (read+write) hits
system.l2.demand_miss_latency               217449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.039007                       # miss rate for demand accesses
system.l2.demand_misses                          3394                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          162002000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.038065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     3312                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.661454                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.046356                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10837.265474                       # Average occupied blocks per context
system.l2.occ_blocks::1                    759.495479                       # Average occupied blocks per context
system.l2.overall_accesses                      87010                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       64068.650560                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  45077.796191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          83616                       # number of overall hits
system.l2.overall_miss_latency              217449000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.039007                       # miss rate for overall accesses
system.l2.overall_misses                         3394                       # number of overall misses
system.l2.overall_mshr_hits                        80                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1316001182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.335525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   29194                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.731744                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         18939                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1503                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        28047                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            26263                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          281                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          13602                       # number of replacements
system.l2.sampled_refs                          28693                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11596.760953                       # Cycle average of tags in use
system.l2.total_refs                            83141                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1513                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27101092                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2089646                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2150357                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       157874                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2132573                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2285468                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        90305                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7645165                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.360142                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.779146                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3057795     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2852639     37.31%     77.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       167783      2.19%     79.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        75185      0.98%     80.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       757384      9.91%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       635060      8.31%     98.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         5626      0.07%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3388      0.04%     98.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        90305      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7645165                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       157869                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2696036                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.810093                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.810093                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        20704                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           57                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       149048                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14287456                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4413358                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3210169                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       445964                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           16                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles          933                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3501717                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3495535                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6182                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1885618                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1879693                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             5925                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1616099                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1615842                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             257                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2285468                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2206789                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5457206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14523211                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        172271                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.282124                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2206789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2089646                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.792784                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8091129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.794955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.705917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4840713     59.83%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         788335      9.74%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         168822      2.09%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52335      0.65%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         503553      6.22%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         694643      8.59%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          27422      0.34%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         534180      6.60%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         481126      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8091129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  9799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1966070                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              856291                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.450808                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3501717                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1616099                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8628836                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11678998                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.765823                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6608160                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.441686                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11687287                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       171040                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          1814                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1972353                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       388703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1691253                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13189930                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1885618                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       153802                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11752888                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           74                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       445964                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           88                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          210                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       118717                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10616                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11665                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       365770                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       293831                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11665                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        27187                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143853                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.234426                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.234426                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8366744     70.27%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1900306     15.96%     86.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1639641     13.77%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11906691                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         3835                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000322                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         3833     99.95%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            2      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8091129                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.471573                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.309728                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2086593     25.79%     25.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2503698     30.94%     56.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2307013     28.51%     85.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       183547      2.27%     87.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       847403     10.47%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       133079      1.64%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        25339      0.31%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4371      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8           86      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8091129                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.469793                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12333639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11906691                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2055374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          767                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       789118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2206790                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2206789                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       606687                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       435305                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1972353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1691253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8100928                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        15061                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          270                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4462097                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         5202                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          479                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18733317                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14089793                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9204684                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3162161                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       445964                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         5845                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2225847                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        11310                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   273                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
