Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: ALU_REV.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_REV.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_REV"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : ALU_REV
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\project\Batch-2\peres_gate.v" into library work
Parsing module <peres_gate>.
Analyzing Verilog file "F:\project\Batch-2\hng_gate.v" into library work
Parsing module <hng>.
Analyzing Verilog file "F:\project\Batch-2\cnot_gate.v" into library work
Parsing module <cnot_gate>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul_2x2.v" into library work
Parsing module <rev_mul_2x2>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_6.v" into library work
Parsing module <rev_adder_6>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_4.v" into library work
Parsing module <rev_adder_4>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul_4x4.v" into library work
Parsing module <rev_mul_4x4>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_8.v" into library work
Parsing module <rev_add_8>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_12.v" into library work
Parsing module <rev_add_12>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul_8.v" into library work
Parsing module <rev_mul_8>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_24.v" into library work
Parsing module <rev_add_24>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_16.v" into library work
Parsing module <rev_add_16>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul_16.v" into library work
Parsing module <rev_mul_16>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_48.v" into library work
Parsing module <rev_add_48>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_32.v" into library work
Parsing module <rev_add_32>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul_32.v" into library work
Parsing module <rev_mul_32>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_96.v" into library work
Parsing module <rev_add_96>.
Analyzing Verilog file "F:\project\Batch-2\rev_add_64.v" into library work
Parsing module <rev_add_64>.
Analyzing Verilog file "F:\project\Batch-2\rev_mul.v" into library work
Parsing module <rev_mul_64>.
Analyzing Verilog file "F:\project\Batch-2\peres64.v" into library work
Parsing module <peres>.
Analyzing Verilog file "F:\project\Batch-2\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "F:\project\Batch-2\cnotg.v" into library work
Parsing module <cnotg>.
Analyzing Verilog file "F:\project\Batch-2\ALU_REV.v" into library work
Parsing module <ALU_REV>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU_REV>.

Elaborating module <rev_add_64>.

Elaborating module <hng>.

Elaborating module <rev_mul_64>.

Elaborating module <rev_mul_32>.

Elaborating module <rev_mul_16>.

Elaborating module <rev_mul_8>.

Elaborating module <rev_mul_4x4>.

Elaborating module <rev_mul_2x2>.

Elaborating module <peres_gate>.

Elaborating module <cnot_gate>.

Elaborating module <rev_adder_4>.

Elaborating module <rev_adder_6>.

Elaborating module <rev_add_8>.

Elaborating module <rev_add_12>.

Elaborating module <rev_add_16>.

Elaborating module <rev_add_24>.

Elaborating module <rev_add_32>.

Elaborating module <rev_add_48>.

Elaborating module <rev_add_96>.
WARNING:HDLCompiler:1127 - "F:\project\Batch-2\rev_mul.v" Line 41: Assignment to w5 ignored, since the identifier is never used

Elaborating module <cnotg>.

Elaborating module <peres>.

Elaborating module <control>.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 29. All outputs of instance <v1> of block <rev_mul_32> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 30. All outputs of instance <v2> of block <rev_mul_32> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 31. All outputs of instance <v3> of block <rev_mul_32> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 32. All outputs of instance <v4> of block <rev_mul_32> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 39. All outputs of instance <a1> of block <rev_add_64> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 40. All outputs of instance <a2> of block <rev_add_96> are unconnected in block <rev_mul_64>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\project\Batch-2\rev_mul.v" line 41. All outputs of instance <a3> of block <rev_add_96> are unconnected in block <rev_mul_64>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_REV>.
    Related source file is "F:\project\Batch-2\ALU_REV.v".
    Found 64-bit adder for signal <w9> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU_REV> synthesized.

Synthesizing Unit <rev_add_64>.
    Related source file is "F:\project\Batch-2\rev_add_64.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 28: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 28: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 29: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 29: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 30: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 30: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 31: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 31: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 33: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 33: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 34: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 34: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 35: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 35: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 36: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 36: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 38: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 38: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 39: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 39: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 40: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 40: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 41: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 41: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 43: Output port <p> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 43: Output port <q> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 44: Output port <p> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 44: Output port <q> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 45: Output port <p> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 45: Output port <q> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 46: Output port <p> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 46: Output port <q> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 48: Output port <p> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 48: Output port <q> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 49: Output port <p> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 49: Output port <q> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 50: Output port <p> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 50: Output port <q> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 51: Output port <p> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 51: Output port <q> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 53: Output port <p> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 53: Output port <q> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 54: Output port <p> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 54: Output port <q> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 55: Output port <p> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 55: Output port <q> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 56: Output port <p> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 56: Output port <q> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 58: Output port <p> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 58: Output port <q> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 59: Output port <p> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 59: Output port <q> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 60: Output port <p> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 60: Output port <q> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 61: Output port <p> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 61: Output port <q> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 63: Output port <p> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 63: Output port <q> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 64: Output port <p> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 64: Output port <q> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 65: Output port <p> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 65: Output port <q> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 66: Output port <p> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 66: Output port <q> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 68: Output port <p> of the instance <h33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 68: Output port <q> of the instance <h33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 69: Output port <p> of the instance <h34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 69: Output port <q> of the instance <h34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 70: Output port <p> of the instance <h35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 70: Output port <q> of the instance <h35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 71: Output port <p> of the instance <h36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 71: Output port <q> of the instance <h36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 72: Output port <p> of the instance <h37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 72: Output port <q> of the instance <h37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 73: Output port <p> of the instance <h38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 73: Output port <q> of the instance <h38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 74: Output port <p> of the instance <h39> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 74: Output port <q> of the instance <h39> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 75: Output port <p> of the instance <h40> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 75: Output port <q> of the instance <h40> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 76: Output port <p> of the instance <h41> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 76: Output port <q> of the instance <h41> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 77: Output port <p> of the instance <h42> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 77: Output port <q> of the instance <h42> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 78: Output port <p> of the instance <h43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 78: Output port <q> of the instance <h43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 79: Output port <p> of the instance <h44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 79: Output port <q> of the instance <h44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 80: Output port <p> of the instance <h45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 80: Output port <q> of the instance <h45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 81: Output port <p> of the instance <h46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 81: Output port <q> of the instance <h46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 82: Output port <p> of the instance <h47> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 82: Output port <q> of the instance <h47> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 83: Output port <p> of the instance <h48> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 83: Output port <q> of the instance <h48> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 85: Output port <p> of the instance <h49> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 85: Output port <q> of the instance <h49> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 86: Output port <p> of the instance <h50> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 86: Output port <q> of the instance <h50> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 87: Output port <p> of the instance <h51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 87: Output port <q> of the instance <h51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 88: Output port <p> of the instance <h52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 88: Output port <q> of the instance <h52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 89: Output port <p> of the instance <h53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 89: Output port <q> of the instance <h53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 90: Output port <p> of the instance <h54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 90: Output port <q> of the instance <h54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 91: Output port <p> of the instance <h55> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 91: Output port <q> of the instance <h55> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 92: Output port <p> of the instance <h56> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 92: Output port <q> of the instance <h56> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 93: Output port <p> of the instance <h57> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 93: Output port <q> of the instance <h57> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 94: Output port <p> of the instance <h58> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 94: Output port <q> of the instance <h58> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 95: Output port <p> of the instance <h59> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 95: Output port <q> of the instance <h59> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 96: Output port <p> of the instance <h60> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 96: Output port <q> of the instance <h60> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 97: Output port <p> of the instance <h61> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 97: Output port <q> of the instance <h61> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 98: Output port <p> of the instance <h62> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 98: Output port <q> of the instance <h62> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 99: Output port <p> of the instance <h63> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 99: Output port <q> of the instance <h63> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 100: Output port <p> of the instance <h64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 100: Output port <q> of the instance <h64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_64.v" line 100: Output port <s> of the instance <h64> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_64> synthesized.

Synthesizing Unit <hng>.
    Related source file is "F:\project\Batch-2\hng_gate.v".
    Summary:
Unit <hng> synthesized.

Synthesizing Unit <rev_mul_64>.
    Related source file is "F:\project\Batch-2\rev_mul.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul.v" line 41: Output port <s> of the instance <a3> is unconnected or connected to loadless signal.
    Found 64x64-bit multiplier for signal <c> created at line 45.
    Summary:
	inferred   1 Multiplier(s).
Unit <rev_mul_64> synthesized.

Synthesizing Unit <rev_mul_16>.
    Related source file is "F:\project\Batch-2\rev_mul_16.v".
    Summary:
	no macro.
Unit <rev_mul_16> synthesized.

Synthesizing Unit <rev_mul_8>.
    Related source file is "F:\project\Batch-2\rev_mul_8.v".
    Summary:
	no macro.
Unit <rev_mul_8> synthesized.

Synthesizing Unit <rev_mul_4x4>.
    Related source file is "F:\project\Batch-2\rev_mul_4x4.v".
    Summary:
	no macro.
Unit <rev_mul_4x4> synthesized.

Synthesizing Unit <rev_mul_2x2>.
    Related source file is "F:\project\Batch-2\rev_mul_2x2.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 26: Output port <x> of the instance <p1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 26: Output port <y> of the instance <p1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 27: Output port <x> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 27: Output port <y> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 28: Output port <x> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 28: Output port <y> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 29: Output port <y> of the instance <p4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 30: Output port <x> of the instance <p5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_mul_2x2.v" line 30: Output port <y> of the instance <p5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_mul_2x2> synthesized.

Synthesizing Unit <peres_gate>.
    Related source file is "F:\project\Batch-2\peres_gate.v".
    Summary:
Unit <peres_gate> synthesized.

Synthesizing Unit <cnot_gate>.
    Related source file is "F:\project\Batch-2\cnot_gate.v".
    Summary:
Unit <cnot_gate> synthesized.

Synthesizing Unit <rev_adder_4>.
    Related source file is "F:\project\Batch-2\rev_add_4.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 27: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 27: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 28: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 28: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 29: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 29: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 30: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 30: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_4.v" line 30: Output port <s> of the instance <h4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_adder_4> synthesized.

Synthesizing Unit <rev_adder_6>.
    Related source file is "F:\project\Batch-2\rev_add_6.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 28: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 28: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 29: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 29: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 30: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 30: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 31: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 31: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 32: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 32: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 33: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 33: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_6.v" line 33: Output port <s> of the instance <h6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_adder_6> synthesized.

Synthesizing Unit <rev_add_8>.
    Related source file is "F:\project\Batch-2\rev_add_8.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 27: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 27: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 28: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 28: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 29: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 29: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 30: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 30: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 32: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 32: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 33: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 33: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 34: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 34: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 35: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 35: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_8.v" line 35: Output port <s> of the instance <h8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_8> synthesized.

Synthesizing Unit <rev_add_12>.
    Related source file is "F:\project\Batch-2\rev_add_12.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 27: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 27: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 28: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 28: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 29: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 29: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 30: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 30: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 32: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 32: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 33: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 33: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 34: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 34: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 35: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 35: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 37: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 37: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 38: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 38: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 39: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 39: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 40: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 40: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_12.v" line 40: Output port <s> of the instance <h12> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_12> synthesized.

Synthesizing Unit <rev_add_16>.
    Related source file is "F:\project\Batch-2\rev_add_16.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 28: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 28: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 29: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 29: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 30: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 30: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 31: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 31: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 33: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 33: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 34: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 34: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 35: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 35: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 36: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 36: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 38: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 38: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 39: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 39: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 40: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 40: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 41: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 41: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 43: Output port <p> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 43: Output port <q> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 44: Output port <p> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 44: Output port <q> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 45: Output port <p> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 45: Output port <q> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 46: Output port <p> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 46: Output port <q> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_16.v" line 46: Output port <s> of the instance <h16> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_16> synthesized.

Synthesizing Unit <rev_add_24>.
    Related source file is "F:\project\Batch-2\rev_add_24.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 28: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 28: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 29: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 29: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 30: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 30: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 31: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 31: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 33: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 33: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 34: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 34: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 35: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 35: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 36: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 36: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 38: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 38: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 39: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 39: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 40: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 40: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 41: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 41: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 43: Output port <p> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 43: Output port <q> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 44: Output port <p> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 44: Output port <q> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 45: Output port <p> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 45: Output port <q> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 46: Output port <p> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 46: Output port <q> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 48: Output port <p> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 48: Output port <q> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 49: Output port <p> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 49: Output port <q> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 50: Output port <p> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 50: Output port <q> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 51: Output port <p> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 51: Output port <q> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 53: Output port <p> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 53: Output port <q> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 54: Output port <p> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 54: Output port <q> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 55: Output port <p> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 55: Output port <q> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 56: Output port <p> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 56: Output port <q> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_24.v" line 56: Output port <s> of the instance <h24> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_24> synthesized.

Synthesizing Unit <rev_add_32>.
    Related source file is "F:\project\Batch-2\rev_add_32.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 28: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 28: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 29: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 29: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 30: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 30: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 31: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 31: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 33: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 33: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 34: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 34: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 35: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 35: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 36: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 36: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 38: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 38: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 39: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 39: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 40: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 40: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 41: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 41: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 43: Output port <p> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 43: Output port <q> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 44: Output port <p> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 44: Output port <q> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 45: Output port <p> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 45: Output port <q> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 46: Output port <p> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 46: Output port <q> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 48: Output port <p> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 48: Output port <q> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 49: Output port <p> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 49: Output port <q> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 50: Output port <p> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 50: Output port <q> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 51: Output port <p> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 51: Output port <q> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 53: Output port <p> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 53: Output port <q> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 54: Output port <p> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 54: Output port <q> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 55: Output port <p> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 55: Output port <q> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 56: Output port <p> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 56: Output port <q> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 58: Output port <p> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 58: Output port <q> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 59: Output port <p> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 59: Output port <q> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 60: Output port <p> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 60: Output port <q> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 61: Output port <p> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 61: Output port <q> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 63: Output port <p> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 63: Output port <q> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 64: Output port <p> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 64: Output port <q> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 65: Output port <p> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 65: Output port <q> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 66: Output port <p> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 66: Output port <q> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_32.v" line 66: Output port <s> of the instance <h32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_32> synthesized.

Synthesizing Unit <rev_add_48>.
    Related source file is "F:\project\Batch-2\rev_add_48.v".
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 27: Output port <p> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 27: Output port <q> of the instance <h1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 28: Output port <p> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 28: Output port <q> of the instance <h2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 29: Output port <p> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 29: Output port <q> of the instance <h3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 30: Output port <p> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 30: Output port <q> of the instance <h4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 32: Output port <p> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 32: Output port <q> of the instance <h5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 33: Output port <p> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 33: Output port <q> of the instance <h6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 34: Output port <p> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 34: Output port <q> of the instance <h7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 35: Output port <p> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 35: Output port <q> of the instance <h8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 37: Output port <p> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 37: Output port <q> of the instance <h9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 38: Output port <p> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 38: Output port <q> of the instance <h10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 39: Output port <p> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 39: Output port <q> of the instance <h11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 40: Output port <p> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 40: Output port <q> of the instance <h12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 42: Output port <p> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 42: Output port <q> of the instance <h13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 43: Output port <p> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 43: Output port <q> of the instance <h14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 44: Output port <p> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 44: Output port <q> of the instance <h15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 45: Output port <p> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 45: Output port <q> of the instance <h16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 47: Output port <p> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 47: Output port <q> of the instance <h17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 48: Output port <p> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 48: Output port <q> of the instance <h18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 49: Output port <p> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 49: Output port <q> of the instance <h19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 50: Output port <p> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 50: Output port <q> of the instance <h20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 52: Output port <p> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 52: Output port <q> of the instance <h21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 53: Output port <p> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 53: Output port <q> of the instance <h22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 54: Output port <p> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 54: Output port <q> of the instance <h23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 55: Output port <p> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 55: Output port <q> of the instance <h24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 57: Output port <p> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 57: Output port <q> of the instance <h25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 58: Output port <p> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 58: Output port <q> of the instance <h26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 59: Output port <p> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 59: Output port <q> of the instance <h27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 60: Output port <p> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 60: Output port <q> of the instance <h28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 62: Output port <p> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 62: Output port <q> of the instance <h29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 63: Output port <p> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 63: Output port <q> of the instance <h30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 64: Output port <p> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 64: Output port <q> of the instance <h31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 65: Output port <p> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 65: Output port <q> of the instance <h32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 67: Output port <p> of the instance <h33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 67: Output port <q> of the instance <h33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 68: Output port <p> of the instance <h34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 68: Output port <q> of the instance <h34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 69: Output port <p> of the instance <h35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 69: Output port <q> of the instance <h35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 70: Output port <p> of the instance <h36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 70: Output port <q> of the instance <h36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 71: Output port <p> of the instance <h37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 71: Output port <q> of the instance <h37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 72: Output port <p> of the instance <h38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 72: Output port <q> of the instance <h38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 73: Output port <p> of the instance <h39> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 73: Output port <q> of the instance <h39> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 74: Output port <p> of the instance <h40> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 74: Output port <q> of the instance <h40> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 75: Output port <p> of the instance <h41> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 75: Output port <q> of the instance <h41> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 76: Output port <p> of the instance <h42> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 76: Output port <q> of the instance <h42> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 77: Output port <p> of the instance <h43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 77: Output port <q> of the instance <h43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 78: Output port <p> of the instance <h44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 78: Output port <q> of the instance <h44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 79: Output port <p> of the instance <h45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 79: Output port <q> of the instance <h45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 80: Output port <p> of the instance <h46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 80: Output port <q> of the instance <h46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 81: Output port <p> of the instance <h47> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 81: Output port <q> of the instance <h47> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 82: Output port <p> of the instance <h48> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 82: Output port <q> of the instance <h48> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\project\Batch-2\rev_add_48.v" line 82: Output port <s> of the instance <h48> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rev_add_48> synthesized.

Synthesizing Unit <cnotg>.
    Related source file is "F:\project\Batch-2\cnotg.v".
    Summary:
Unit <cnotg> synthesized.

Synthesizing Unit <peres>.
    Related source file is "F:\project\Batch-2\peres64.v".
WARNING:Xst:647 - Input <c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <peres> synthesized.

Synthesizing Unit <control>.
    Related source file is "F:\project\Batch-2\control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <xorg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <org<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <andg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<127>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<126>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<125>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<124>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<123>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<122>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<121>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<120>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<119>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<118>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<117>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<116>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<115>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<114>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<113>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<112>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<111>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<110>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<109>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<108>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<107>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<106>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<105>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<104>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<103>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<102>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<101>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<100>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<99>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<98>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<97>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<96>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<95>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<94>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<93>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<92>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<91>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<90>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<89>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<88>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<87>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<86>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<85>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<84>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<83>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<82>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<81>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<80>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<79>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<78>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<77>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<76>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<75>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<74>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<73>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<72>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<71>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<70>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<69>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<68>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<67>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<66>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<65>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<64>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sub<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bufb<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 576 Latch(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 64x64-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 64-bit adder                                          : 1
# Latches                                              : 576
 1-bit latch                                           : 576
# Xors                                                 : 257
 1-bit xor2                                            : 256
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 64x64-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 64-bit adder                                          : 1
# Xors                                                 : 257
 1-bit xor2                                            : 256
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU_REV> ...

Optimizing unit <control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_REV, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_REV.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1010
#      GND                         : 1
#      LUT1                        : 28
#      LUT2                        : 322
#      LUT3                        : 49
#      LUT4                        : 2
#      LUT5                        : 81
#      LUT6                        : 82
#      MUXCY                       : 220
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 222
# FlipFlops/Latches                : 576
#      LD                          : 576
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 707
#      IBUF                        : 131
#      OBUF                        : 576
# DSPs                             : 12
#      DSP48E1                     : 12

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice LUTs:                  564  out of  63400     0%  
    Number used as Logic:               564  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    564
   Number with an unused Flip Flop:     564  out of    564   100%  
   Number with an unused LUT:             0  out of    564     0%  
   Number of fully used LUT-FF pairs:     0  out of    564     0%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         707
 Number of bonded IOBs:                 707  out of    210   336% (*) 
    IOB Flip Flops/Latches:             576

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DSP48E1s:                     12  out of    240     5%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
a8/_n3262(a8/_n3262<2>1:O)         | BUFG(*)(a8/bufb_0)     | 64    |
a8/_n3258(a8/_n3258<2>1:O)         | BUFG(*)(a8/bufa_0)     | 64    |
a8/_n3254(a8/_n3254<2>1:O)         | BUFG(*)(a8/xorg_0)     | 64    |
a8/_n3250(a8/_n3250<2>1:O)         | BUFG(*)(a8/org_0)      | 64    |
a8/_n3246(a8/_n3246<2>1:O)         | BUFG(*)(a8/andg_0)     | 64    |
a8/_n3242(a8/_n3242<2>1:O)         | BUFG(*)(a8/mul_0)      | 128   |
a8/_n3238(a8/_n3238<2>1:O)         | BUFG(*)(a8/sub_0)      | 64    |
a8/_n3234(a8/_n3234<2>1:O)         | BUFG(*)(a8/add_0)      | 64    |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 20.377ns
   Maximum output required time after clock: 0.811ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3262'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.418ns (Levels of Logic = 1)
  Source:            b<1> (PAD)
  Destination:       a8/bufb_1 (LATCH)
  Destination Clock: a8/_n3262 falling

  Data Path: b<1> to a8/bufb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.417  b_1_IBUF (b_1_IBUF)
     LD:D                     -0.028          a8/bufb_1
    ----------------------------------------
    Total                      0.418ns (0.001ns logic, 0.417ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3258'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.412ns (Levels of Logic = 1)
  Source:            a<1> (PAD)
  Destination:       a8/bufa_1 (LATCH)
  Destination Clock: a8/_n3258 falling

  Data Path: a<1> to a8/bufa_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.411  a_1_IBUF (a_1_IBUF)
     LD:D                     -0.028          a8/bufa_1
    ----------------------------------------
    Total                      0.412ns (0.001ns logic, 0.411ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3254'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              0.609ns (Levels of Logic = 2)
  Source:            a<1> (PAD)
  Destination:       a8/xorg_1 (LATCH)
  Destination Clock: a8/_n3254 falling

  Data Path: a<1> to a8/xorg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.511  a_1_IBUF (a_1_IBUF)
     LUT2:I0->O            1   0.097   0.000  a4/Mxor_y_1_xo<0>1 (w6<1>)
     LD:D                     -0.028          a8/xorg_1
    ----------------------------------------
    Total                      0.609ns (0.098ns logic, 0.511ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3250'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              0.609ns (Levels of Logic = 2)
  Source:            a<1> (PAD)
  Destination:       a8/org_1 (LATCH)
  Destination Clock: a8/_n3250 falling

  Data Path: a<1> to a8/org_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.511  a_1_IBUF (a_1_IBUF)
     LUT2:I0->O            1   0.097   0.000  a5/z<1>1 (w5<1>)
     LD:D                     -0.028          a8/org_1
    ----------------------------------------
    Total                      0.609ns (0.098ns logic, 0.511ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3246'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              0.609ns (Levels of Logic = 2)
  Source:            a<1> (PAD)
  Destination:       a8/andg_1 (LATCH)
  Destination Clock: a8/_n3246 falling

  Data Path: a<1> to a8/andg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.511  a_1_IBUF (a_1_IBUF)
     LUT2:I0->O            1   0.097   0.000  w4<1>1 (w4<1>)
     LD:D                     -0.028          a8/andg_1
    ----------------------------------------
    Total                      0.609ns (0.098ns logic, 0.511ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3242'
  Total number of paths / destination ports: 401515895821 / 128
-------------------------------------------------------------------------
Offset:              11.786ns (Levels of Logic = 68)
  Source:            a<16> (PAD)
  Destination:       a8/mul_127 (LATCH)
  Destination Clock: a8/_n3242 falling

  Data Path: a<16> to a8/mul_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.411  a_16_IBUF (a_16_IBUF)
     DSP48E1:A16->PCOUT47    1   3.397   0.000  a3/Mmult_c_submult_1 (a3/Mmult_c_submult_1_PCOUT_to_a3/Mmult_c_submult_11_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.438   0.000  a3/Mmult_c_submult_11 (a3/Mmult_c_submult_11_PCOUT_to_a3/Mmult_c_submult_12_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.438   0.000  a3/Mmult_c_submult_12 (a3/Mmult_c_submult_12_PCOUT_to_a3/Mmult_c_submult_13_PCIN_47)
     DSP48E1:PCIN47->P0    1   1.271   0.439  a3/Mmult_c_submult_13 (a3/Mmult_c_submult_1_34)
     LUT2:I0->O            1   0.097   0.000  a3/Mmult_c_Madd_lut<36> (a3/Mmult_c_Madd_lut<36>)
     MUXCY:S->O            1   0.353   0.000  a3/Mmult_c_Madd_cy<36> (a3/Mmult_c_Madd_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<37> (a3/Mmult_c_Madd_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<38> (a3/Mmult_c_Madd_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<39> (a3/Mmult_c_Madd_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<40> (a3/Mmult_c_Madd_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<41> (a3/Mmult_c_Madd_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<42> (a3/Mmult_c_Madd_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<43> (a3/Mmult_c_Madd_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<44> (a3/Mmult_c_Madd_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<45> (a3/Mmult_c_Madd_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<46> (a3/Mmult_c_Madd_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<47> (a3/Mmult_c_Madd_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<48> (a3/Mmult_c_Madd_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<49> (a3/Mmult_c_Madd_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<50> (a3/Mmult_c_Madd_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<51> (a3/Mmult_c_Madd_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<52> (a3/Mmult_c_Madd_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<53> (a3/Mmult_c_Madd_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<54> (a3/Mmult_c_Madd_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<55> (a3/Mmult_c_Madd_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<56> (a3/Mmult_c_Madd_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<57> (a3/Mmult_c_Madd_cy<57>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<58> (a3/Mmult_c_Madd_cy<58>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<59> (a3/Mmult_c_Madd_cy<59>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<60> (a3/Mmult_c_Madd_cy<60>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<61> (a3/Mmult_c_Madd_cy<61>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<62> (a3/Mmult_c_Madd_cy<62>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<63> (a3/Mmult_c_Madd_cy<63>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<64> (a3/Mmult_c_Madd_cy<64>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<65> (a3/Mmult_c_Madd_cy<65>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<66> (a3/Mmult_c_Madd_cy<66>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<67> (a3/Mmult_c_Madd_cy<67>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<68> (a3/Mmult_c_Madd_cy<68>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<69> (a3/Mmult_c_Madd_cy<69>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<70> (a3/Mmult_c_Madd_cy<70>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd_cy<71> (a3/Mmult_c_Madd_cy<71>)
     XORCY:CI->O           1   0.370   0.439  a3/Mmult_c_Madd_xor<72> (a3/Mmult_c_Madd_104)
     LUT2:I0->O            1   0.097   0.000  a3/Mmult_c_Madd1_lut<104> (a3/Mmult_c_Madd1_lut<104>)
     MUXCY:S->O            1   0.353   0.000  a3/Mmult_c_Madd1_cy<104> (a3/Mmult_c_Madd1_cy<104>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<105> (a3/Mmult_c_Madd1_cy<105>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<106> (a3/Mmult_c_Madd1_cy<106>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<107> (a3/Mmult_c_Madd1_cy<107>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<108> (a3/Mmult_c_Madd1_cy<108>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<109> (a3/Mmult_c_Madd1_cy<109>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<110> (a3/Mmult_c_Madd1_cy<110>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<111> (a3/Mmult_c_Madd1_cy<111>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<112> (a3/Mmult_c_Madd1_cy<112>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<113> (a3/Mmult_c_Madd1_cy<113>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<114> (a3/Mmult_c_Madd1_cy<114>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<115> (a3/Mmult_c_Madd1_cy<115>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<116> (a3/Mmult_c_Madd1_cy<116>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<117> (a3/Mmult_c_Madd1_cy<117>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<118> (a3/Mmult_c_Madd1_cy<118>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<119> (a3/Mmult_c_Madd1_cy<119>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<120> (a3/Mmult_c_Madd1_cy<120>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<121> (a3/Mmult_c_Madd1_cy<121>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<122> (a3/Mmult_c_Madd1_cy<122>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<123> (a3/Mmult_c_Madd1_cy<123>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<124> (a3/Mmult_c_Madd1_cy<124>)
     MUXCY:CI->O           1   0.023   0.000  a3/Mmult_c_Madd1_cy<125> (a3/Mmult_c_Madd1_cy<125>)
     MUXCY:CI->O           0   0.023   0.000  a3/Mmult_c_Madd1_cy<126> (a3/Mmult_c_Madd1_cy<126>)
     XORCY:CI->O           1   0.370   0.000  a3/Mmult_c_Madd1_xor<127> (w3<127>)
     LD:D                     -0.028          a8/mul_127
    ----------------------------------------
    Total                     11.786ns (10.496ns logic, 1.290ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3238'
  Total number of paths / destination ports: 110341 / 64
-------------------------------------------------------------------------
Offset:              20.377ns (Levels of Logic = 44)
  Source:            a<2> (PAD)
  Destination:       a8/sub_63 (LATCH)
  Destination Clock: a8/_n3238 falling

  Data Path: a<2> to a8/sub_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.814  a_2_IBUF (a_2_IBUF)
     LUT6:I0->O            5   0.097   0.776  a2/h3/s1 (a2/w<3>)
     LUT6:I0->O            1   0.097   0.000  a2/h6/s_F (N91)
     MUXF7:I0->O           4   0.277   0.372  a2/h6/s (a2/w<6>)
     LUT3:I2->O            2   0.097   0.360  a2/h9/s_SW0 (N83)
     LUT5:I4->O            3   0.097   0.451  a2/h9/s (a2/w<9>)
     LUT3:I1->O            1   0.097   0.571  a2/h12/s_SW2 (N87)
     LUT5:I2->O            4   0.097   0.372  a2/h12/s (a2/w<12>)
     LUT3:I2->O            2   0.097   0.360  a2/h15/s_SW0 (N48)
     LUT5:I4->O            3   0.097   0.367  a2/h15/s (a2/w<15>)
     LUT3:I2->O            2   0.097   0.360  a2/h18/s_SW0 (N50)
     LUT5:I4->O            3   0.097   0.367  a2/h18/s (a2/w<18>)
     LUT3:I2->O            2   0.097   0.360  a2/h21/s_SW0 (N52)
     LUT5:I4->O            3   0.097   0.367  a2/h21/s (a2/w<21>)
     LUT3:I2->O            2   0.097   0.360  a2/h24/s_SW0 (N54)
     LUT5:I4->O            3   0.097   0.367  a2/h24/s (a2/w<24>)
     LUT3:I2->O            2   0.097   0.360  a2/h27/s_SW0 (N56)
     LUT5:I4->O            3   0.097   0.367  a2/h27/s (a2/w<27>)
     LUT3:I2->O            2   0.097   0.360  a2/h30/s_SW0 (N58)
     LUT5:I4->O            3   0.097   0.367  a2/h30/s (a2/w<30>)
     LUT3:I2->O            2   0.097   0.360  a2/h33/s_SW0 (N60)
     LUT5:I4->O            3   0.097   0.367  a2/h33/s (a2/w<33>)
     LUT3:I2->O            2   0.097   0.360  a2/h36/s_SW0 (N62)
     LUT5:I4->O            3   0.097   0.367  a2/h36/s (a2/w<36>)
     LUT3:I2->O            2   0.097   0.360  a2/h39/s_SW0 (N64)
     LUT5:I4->O            3   0.097   0.367  a2/h39/s (a2/w<39>)
     LUT3:I2->O            2   0.097   0.360  a2/h42/s_SW0 (N66)
     LUT5:I4->O            3   0.097   0.367  a2/h42/s (a2/w<42>)
     LUT3:I2->O            2   0.097   0.360  a2/h45/s_SW0 (N68)
     LUT5:I4->O            3   0.097   0.367  a2/h45/s (a2/w<45>)
     LUT3:I2->O            2   0.097   0.360  a2/h48/s_SW0 (N70)
     LUT5:I4->O            3   0.097   0.367  a2/h48/s (a2/w<48>)
     LUT3:I2->O            2   0.097   0.360  a2/h51/s_SW0 (N75)
     LUT5:I4->O            3   0.097   0.367  a2/h51/s (a2/w<51>)
     LUT3:I2->O            2   0.097   0.360  a2/h54/s_SW0 (N77)
     LUT5:I4->O            3   0.097   0.367  a2/h54/s (a2/w<54>)
     LUT3:I2->O            2   0.097   0.360  a2/h57/s_SW0 (N79)
     LUT5:I4->O            3   0.097   0.367  a2/h57/s (a2/w<57>)
     LUT3:I2->O            2   0.097   0.360  a2/h60/s_SW0 (N81)
     LUT5:I4->O            3   0.097   0.583  a2/h60/s (a2/w<60>)
     LUT5:I2->O            1   0.097   0.000  a2/h62/Mxor_r_xo<0>1 (w1<61>)
     MUXCY:S->O            1   0.353   0.000  Madd_w9_cy<61> (Madd_w9_cy<61>)
     MUXCY:CI->O           0   0.023   0.000  Madd_w9_cy<62> (Madd_w9_cy<62>)
     XORCY:CI->O           1   0.370   0.000  Madd_w9_xor<63> (w9<63>)
     LD:D                     -0.028          a8/sub_63
    ----------------------------------------
    Total                     20.377ns (4.807ns logic, 15.570ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a8/_n3234'
  Total number of paths / destination ports: 4580 / 64
-------------------------------------------------------------------------
Offset:              19.713ns (Levels of Logic = 43)
  Source:            a<0> (PAD)
  Destination:       a8/add_63 (LATCH)
  Destination Clock: a8/_n3234 falling

  Data Path: a<0> to a8/add_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.500  a_0_IBUF (a_0_IBUF)
     LUT2:I0->O            4   0.097   0.770  w4<0>1 (a1/w<1>)
     LUT6:I0->O            1   0.097   0.000  a1/h4/s_G (N90)
     MUXF7:I1->O           4   0.279   0.372  a1/h4/s (a1/w<4>)
     LUT3:I2->O            2   0.097   0.360  a1/h7/s_SW0 (N43)
     LUT5:I4->O            3   0.097   0.367  a1/h7/s (a1/w<7>)
     LUT5:I4->O            3   0.097   0.367  a1/h9/s1 (a1/w<9>)
     LUT3:I2->O            1   0.097   0.355  a1/h12/s_SW2 (N85)
     LUT5:I4->O            4   0.097   0.372  a1/h12/s (a1/w<12>)
     LUT3:I2->O            2   0.097   0.360  a1/h15/s_SW0 (N8)
     LUT5:I4->O            3   0.097   0.367  a1/h15/s (a1/w<15>)
     LUT3:I2->O            2   0.097   0.360  a1/h18/s_SW0 (N10)
     LUT5:I4->O            3   0.097   0.367  a1/h18/s (a1/w<18>)
     LUT3:I2->O            2   0.097   0.360  a1/h21/s_SW0 (N12)
     LUT5:I4->O            3   0.097   0.367  a1/h21/s (a1/w<21>)
     LUT3:I2->O            2   0.097   0.360  a1/h24/s_SW0 (N14)
     LUT5:I4->O            3   0.097   0.367  a1/h24/s (a1/w<24>)
     LUT3:I2->O            2   0.097   0.360  a1/h27/s_SW0 (N16)
     LUT5:I4->O            3   0.097   0.367  a1/h27/s (a1/w<27>)
     LUT3:I2->O            2   0.097   0.360  a1/h30/s_SW0 (N18)
     LUT5:I4->O            3   0.097   0.367  a1/h30/s (a1/w<30>)
     LUT3:I2->O            2   0.097   0.360  a1/h33/s_SW0 (N23)
     LUT5:I4->O            3   0.097   0.367  a1/h33/s (a1/w<33>)
     LUT3:I2->O            2   0.097   0.360  a1/h36/s_SW0 (N25)
     LUT5:I4->O            3   0.097   0.367  a1/h36/s (a1/w<36>)
     LUT3:I2->O            2   0.097   0.360  a1/h39/s_SW0 (N27)
     LUT5:I4->O            3   0.097   0.367  a1/h39/s (a1/w<39>)
     LUT3:I2->O            2   0.097   0.360  a1/h42/s_SW0 (N29)
     LUT5:I4->O            3   0.097   0.367  a1/h42/s (a1/w<42>)
     LUT3:I2->O            2   0.097   0.360  a1/h45/s_SW0 (N31)
     LUT5:I4->O            3   0.097   0.367  a1/h45/s (a1/w<45>)
     LUT3:I2->O            2   0.097   0.360  a1/h48/s_SW0 (N33)
     LUT5:I4->O            3   0.097   0.367  a1/h48/s (a1/w<48>)
     LUT3:I2->O            2   0.097   0.360  a1/h51/s_SW0 (N35)
     LUT5:I4->O            3   0.097   0.367  a1/h51/s (a1/w<51>)
     LUT3:I2->O            2   0.097   0.360  a1/h54/s_SW0 (N37)
     LUT5:I4->O            3   0.097   0.367  a1/h54/s (a1/w<54>)
     LUT3:I2->O            2   0.097   0.360  a1/h57/s_SW0 (N39)
     LUT5:I4->O            3   0.097   0.367  a1/h57/s (a1/w<57>)
     LUT3:I2->O            2   0.097   0.360  a1/h60/s_SW0 (N41)
     LUT5:I4->O            3   0.097   0.367  a1/h60/s (a1/w<60>)
     LUT5:I4->O            1   0.097   0.355  a1/h62/s1 (a1/w<62>)
     LUT5:I4->O            1   0.097   0.000  a1/h64/Mxor_r_xo<0>1 (w2<63>)
     LD:D                     -0.028          a8/add_63
    ----------------------------------------
    Total                     19.713ns (4.257ns logic, 15.456ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3234'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/add_63 (LATCH)
  Destination:       add<63> (PAD)
  Source Clock:      a8/_n3234 falling

  Data Path: a8/add_63 to add<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/add_63 (a8/add_63)
     OBUF:I->O                 0.000          add_63_OBUF (add<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3238'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/sub_63 (LATCH)
  Destination:       sub<63> (PAD)
  Source Clock:      a8/_n3238 falling

  Data Path: a8/sub_63 to sub<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/sub_63 (a8/sub_63)
     OBUF:I->O                 0.000          sub_63_OBUF (sub<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3242'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/mul_127 (LATCH)
  Destination:       mul<127> (PAD)
  Source Clock:      a8/_n3242 falling

  Data Path: a8/mul_127 to mul<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/mul_127 (a8/mul_127)
     OBUF:I->O                 0.000          mul_127_OBUF (mul<127>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3246'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/andg_63 (LATCH)
  Destination:       andg<63> (PAD)
  Source Clock:      a8/_n3246 falling

  Data Path: a8/andg_63 to andg<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/andg_63 (a8/andg_63)
     OBUF:I->O                 0.000          andg_63_OBUF (andg<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3250'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/org_63 (LATCH)
  Destination:       org<63> (PAD)
  Source Clock:      a8/_n3250 falling

  Data Path: a8/org_63 to org<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/org_63 (a8/org_63)
     OBUF:I->O                 0.000          org_63_OBUF (org<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3254'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/xorg_63 (LATCH)
  Destination:       xorg<63> (PAD)
  Source Clock:      a8/_n3254 falling

  Data Path: a8/xorg_63 to xorg<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/xorg_63 (a8/xorg_63)
     OBUF:I->O                 0.000          xorg_63_OBUF (xorg<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3258'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/bufa_63 (LATCH)
  Destination:       bufa<63> (PAD)
  Source Clock:      a8/_n3258 falling

  Data Path: a8/bufa_63 to bufa<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/bufa_63 (a8/bufa_63)
     OBUF:I->O                 0.000          bufa_63_OBUF (bufa<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a8/_n3262'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            a8/bufb_63 (LATCH)
  Destination:       bufb<63> (PAD)
  Source Clock:      a8/_n3262 falling

  Data Path: a8/bufb_63 to bufb<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  a8/bufb_63 (a8/bufb_63)
     OBUF:I->O                 0.000          bufb_63_OBUF (bufb<63>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 81.69 secs
 
--> 

Total memory usage is 842528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  587 (   0 filtered)
Number of infos    :  447 (   0 filtered)

