#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x170cd80 .scope module, "spi_test" "spi_test" 2 8;
 .timescale -9 -12;
v0x1733ec0_0 .var "clk", 0 0;
v0x1733f60_0 .var "cs_pin", 0 0;
o0x7f2cb2020158 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1734050_0 .net "leds", 3 0, o0x7f2cb2020158;  0 drivers
v0x17340f0_0 .net "miso_pin", 0 0, L_0x17344b0;  1 drivers
v0x17341e0_0 .var "mosi_pin", 0 0;
v0x1734320_0 .var "sclk_pin", 0 0;
S_0x16df0b0 .scope module, "dut" "spiMemory" 2 15, 3 11 0, S_0x170cd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x17329b0_0 .net "ADDR_WE", 0 0, v0x172f2b0_0;  1 drivers
v0x1732ac0_0 .net "DM_WE", 0 0, v0x172f370_0;  1 drivers
v0x1732bd0_0 .net "MISO_BUF", 0 0, v0x172f440_0;  1 drivers
v0x1732cc0_0 .net "MISO_EN", 0 0, v0x172f510_0;  1 drivers
v0x1732db0_0 .net "SR_WE", 0 0, v0x172f5b0_0;  1 drivers
v0x1732ef0_0 .net "address", 6 0, v0x16fe6a0_0;  1 drivers
v0x1732fe0_0 .net "clk", 0 0, v0x1733ec0_0;  1 drivers
v0x1733190_0 .net "cs_conditioned", 0 0, v0x172c1b0_0;  1 drivers
v0x1733230_0 .net "cs_falling", 0 0, v0x172c310_0;  1 drivers
v0x1733360_0 .net "cs_pin", 0 0, v0x1733f60_0;  1 drivers
v0x1733400_0 .net "cs_rising", 0 0, v0x172c660_0;  1 drivers
v0x17334a0_0 .net "dataMemOut", 7 0, v0x172d710_0;  1 drivers
v0x1733540_0 .net "dff_out", 0 0, v0x172cda0_0;  1 drivers
v0x1733630_0 .net "leds", 3 0, o0x7f2cb2020158;  alias, 0 drivers
v0x17336d0_0 .net "miso_pin", 0 0, L_0x17344b0;  alias, 1 drivers
v0x1733770_0 .net "mosi_conditioned", 0 0, v0x17301d0_0;  1 drivers
v0x1733810_0 .net "mosi_falling", 0 0, v0x1730390_0;  1 drivers
v0x17339c0_0 .net "mosi_pin", 0 0, v0x17341e0_0;  1 drivers
v0x1733a60_0 .net "mosi_rising", 0 0, v0x17306c0_0;  1 drivers
v0x1733b00_0 .net "sclk_conditioned", 0 0, v0x1730ec0_0;  1 drivers
v0x1733ba0_0 .net "sclk_falling", 0 0, v0x1731030_0;  1 drivers
v0x1733c40_0 .net "sclk_pin", 0 0, v0x1734320_0;  1 drivers
v0x1733ce0_0 .net "sclk_rising", 0 0, v0x17313b0_0;  1 drivers
v0x1733d80_0 .net "serialDataOut", 0 0, v0x1731f90_0;  1 drivers
v0x1733e20_0 .net "shiftRegOutP", 7 0, v0x1731ba0_0;  1 drivers
S_0x16df230 .scope module, "addrLtch" "addressLatch" 3 76, 4 21 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "address"
    .port_info 1 /INPUT 8 "data"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x16fe6a0_0 .var "address", 6 0;
v0x172b990_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x172ba50_0 .net "data", 7 0, v0x1731ba0_0;  alias, 1 drivers
v0x172bb40_0 .net "wrenable", 0 0, v0x172f2b0_0;  alias, 1 drivers
E_0x16e5ce0 .event posedge, v0x172b990_0;
S_0x172bcb0 .scope module, "cs_inputcond" "inputconditioner" 3 45, 5 11 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x172bea0 .param/l "counterwidth" 0 5 20, +C4<00000000000000000000000000000011>;
P_0x172bee0 .param/l "waittime" 0 5 21, +C4<00000000000000000000000000000011>;
v0x172c110_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x172c1b0_0 .var "conditioned", 0 0;
v0x172c250_0 .var "counter", 2 0;
v0x172c310_0 .var "negativeedge", 0 0;
v0x172c3d0_0 .var "negedgecounter", 0 0;
v0x172c4e0_0 .net "noisysignal", 0 0, v0x1733f60_0;  alias, 1 drivers
v0x172c5a0_0 .var "posedgecounter", 0 0;
v0x172c660_0 .var "positiveedge", 0 0;
v0x172c720_0 .var "synchronizer0", 0 0;
v0x172c870_0 .var "synchronizer1", 0 0;
S_0x172c9d0 .scope module, "dflipf" "dff" 3 81, 4 4 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x172cbf0_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x172cce0_0 .net "d", 0 0, v0x1731f90_0;  alias, 1 drivers
v0x172cda0_0 .var "q", 0 0;
v0x172ce40_0 .net "wrenable", 0 0, v0x1731030_0;  alias, 1 drivers
S_0x172cfb0 .scope module, "dm" "datamemory" 3 70, 6 8 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x172d180 .param/l "addresswidth" 0 6 10, +C4<00000000000000000000000000000111>;
P_0x172d1c0 .param/l "depth" 0 6 11, +C4<00000000000000000000000010000000>;
P_0x172d200 .param/l "width" 0 6 12, +C4<00000000000000000000000000001000>;
v0x172d460_0 .net "address", 6 0, v0x16fe6a0_0;  alias, 1 drivers
v0x172d570_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x172d610_0 .net "dataIn", 7 0, v0x1731ba0_0;  alias, 1 drivers
v0x172d710_0 .var "dataOut", 7 0;
v0x172d7b0 .array "memory", 0 127, 7 0;
v0x172d8c0_0 .net "writeEnable", 0 0, v0x172f370_0;  alias, 1 drivers
S_0x172da20 .scope module, "finitestate" "fsm" 3 51, 7 3 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "negativeedge_sclk"
    .port_info 2 /INPUT 1 "positiveedge_sclk"
    .port_info 3 /INPUT 1 "cs"
    .port_info 4 /INPUT 1 "mosi"
    .port_info 5 /OUTPUT 1 "MISO_BUF"
    .port_info 6 /OUTPUT 1 "ADDR_WE"
    .port_info 7 /OUTPUT 1 "DM_WE"
    .port_info 8 /OUTPUT 1 "SR_WE"
    .port_info 9 /OUTPUT 1 "MISO_EN"
P_0x172dc40 .param/l "ACTIVE" 1 7 20, C4<00001>;
P_0x172dc80 .param/l "DISEN_SR_WE" 1 7 31, C4<01011>;
P_0x172dcc0 .param/l "DM_LOAD_TO_SR" 1 7 30, C4<01010>;
P_0x172dd00 .param/l "FIND_ADDR0" 1 7 21, C4<00010>;
P_0x172dd40 .param/l "FIND_ADDR1" 1 7 22, C4<00011>;
P_0x172dd80 .param/l "FIND_ADDR2" 1 7 23, C4<00100>;
P_0x172ddc0 .param/l "FIND_ADDR3" 1 7 24, C4<00101>;
P_0x172de00 .param/l "FIND_ADDR4" 1 7 25, C4<00110>;
P_0x172de40 .param/l "FIND_ADDR5" 1 7 26, C4<00111>;
P_0x172de80 .param/l "FIND_ADDR6" 1 7 27, C4<01000>;
P_0x172dec0 .param/l "IDLE" 1 7 19, C4<00000>;
P_0x172df00 .param/l "LOAD_RW" 1 7 42, C4<10101>;
P_0x172df40 .param/l "READ0" 1 7 32, C4<01100>;
P_0x172df80 .param/l "READ1" 1 7 33, C4<01101>;
P_0x172dfc0 .param/l "READ2" 1 7 34, C4<01110>;
P_0x172e000 .param/l "READ3" 1 7 35, C4<01111>;
P_0x172e040 .param/l "READ4" 1 7 36, C4<10000>;
P_0x172e080 .param/l "READ5" 1 7 37, C4<10001>;
P_0x172e0c0 .param/l "READ6" 1 7 38, C4<10010>;
P_0x172e100 .param/l "READ7" 1 7 39, C4<10011>;
P_0x172e140 .param/l "READ_STATE" 1 7 29, C4<01001>;
P_0x172e180 .param/l "WRITE0" 1 7 43, C4<10110>;
P_0x172e1c0 .param/l "WRITE1" 1 7 44, C4<10111>;
P_0x172e200 .param/l "WRITE2" 1 7 45, C4<11000>;
P_0x172e240 .param/l "WRITE3" 1 7 46, C4<11001>;
P_0x172e280 .param/l "WRITE4" 1 7 47, C4<11010>;
P_0x172e2c0 .param/l "WRITE5" 1 7 48, C4<11011>;
P_0x172e300 .param/l "WRITE6" 1 7 49, C4<11100>;
P_0x172e340 .param/l "WRITE7" 1 7 50, C4<11101>;
P_0x172e380 .param/l "WRITE_STATE" 1 7 41, C4<10100>;
v0x172f2b0_0 .var "ADDR_WE", 0 0;
v0x172f370_0 .var "DM_WE", 0 0;
v0x172f440_0 .var "MISO_BUF", 0 0;
v0x172f510_0 .var "MISO_EN", 0 0;
v0x172f5b0_0 .var "SR_WE", 0 0;
v0x172f6a0_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x172f7d0_0 .net "cs", 0 0, v0x172c1b0_0;  alias, 1 drivers
v0x172f870_0 .net "mosi", 0 0, v0x17301d0_0;  alias, 1 drivers
v0x172f910_0 .net "negativeedge_sclk", 0 0, v0x1731030_0;  alias, 1 drivers
v0x172fa70_0 .net "positiveedge_sclk", 0 0, v0x17313b0_0;  alias, 1 drivers
v0x172fb10_0 .var "state", 4 0;
E_0x172f250 .event edge, v0x172fb10_0;
S_0x172fd90 .scope module, "mosi_inputcond" "inputconditioner" 3 33, 5 11 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x172ff10 .param/l "counterwidth" 0 5 20, +C4<00000000000000000000000000000011>;
P_0x172ff50 .param/l "waittime" 0 5 21, +C4<00000000000000000000000000000011>;
v0x1730110_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x17301d0_0 .var "conditioned", 0 0;
v0x17302c0_0 .var "counter", 2 0;
v0x1730390_0 .var "negativeedge", 0 0;
v0x1730430_0 .var "negedgecounter", 0 0;
v0x1730540_0 .net "noisysignal", 0 0, v0x17341e0_0;  alias, 1 drivers
v0x1730600_0 .var "posedgecounter", 0 0;
v0x17306c0_0 .var "positiveedge", 0 0;
v0x1730780_0 .var "synchronizer0", 0 0;
v0x17308d0_0 .var "synchronizer1", 0 0;
S_0x1730a30 .scope module, "sclk_inputcond" "inputconditioner" 3 39, 5 11 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1730bb0 .param/l "counterwidth" 0 5 20, +C4<00000000000000000000000000000011>;
P_0x1730bf0 .param/l "waittime" 0 5 21, +C4<00000000000000000000000000000011>;
v0x1730e20_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x1730ec0_0 .var "conditioned", 0 0;
v0x1730f60_0 .var "counter", 2 0;
v0x1731030_0 .var "negativeedge", 0 0;
v0x1731120_0 .var "negedgecounter", 0 0;
v0x1731230_0 .net "noisysignal", 0 0, v0x1734320_0;  alias, 1 drivers
v0x17312f0_0 .var "posedgecounter", 0 0;
v0x17313b0_0 .var "positiveedge", 0 0;
v0x1731450_0 .var "synchronizer0", 0 0;
v0x1731580_0 .var "synchronizer1", 0 0;
S_0x17316e0 .scope module, "shiftreg" "shiftregister" 3 62, 8 11 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1731860 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
v0x17319f0_0 .net "clk", 0 0, v0x1733ec0_0;  alias, 1 drivers
v0x1731ab0_0 .net "parallelDataIn", 7 0, v0x172d710_0;  alias, 1 drivers
v0x1731ba0_0 .var "parallelDataOut", 7 0;
v0x1731cc0_0 .net "parallelLoad", 0 0, v0x172f5b0_0;  alias, 1 drivers
v0x1731d60_0 .net "peripheralClkEdge", 0 0, v0x17313b0_0;  alias, 1 drivers
v0x1731ea0_0 .net "serialDataIn", 0 0, v0x17301d0_0;  alias, 1 drivers
v0x1731f90_0 .var "serialDataOut", 0 0;
v0x1732030_0 .var "shiftregistermem", 7 0;
S_0x17321d0 .scope module, "tsb" "triStateBuf" 3 86, 4 39 0, S_0x16df0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "is_zero"
    .port_info 3 /OUTPUT 1 "b"
L_0x17344b0 .functor AND 1, L_0x1734410, v0x172f510_0, C4<1>, C4<1>;
o0x7f2cb2020008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x17324a0_0 name=_s0
v0x17325a0_0 .net *"_s2", 0 0, L_0x1734410;  1 drivers
v0x1732680_0 .net "a", 0 0, v0x172cda0_0;  alias, 1 drivers
v0x1732750_0 .net "b", 0 0, L_0x17344b0;  alias, 1 drivers
v0x17327f0_0 .net "enable", 0 0, v0x172f440_0;  alias, 1 drivers
v0x1732890_0 .net "is_zero", 0 0, v0x172f510_0;  alias, 1 drivers
L_0x1734410 .functor MUXZ 1, o0x7f2cb2020008, v0x172cda0_0, v0x172f440_0, C4<>;
    .scope S_0x172fd90;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17302c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1730780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17308d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1730600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1730430_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x172fd90;
T_1 ;
    %wait E_0x16e5ce0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1730600_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17306c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1730600_0, 0;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1730430_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1730390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1730430_0, 0;
T_1.2 ;
    %load/vec4 v0x17301d0_0;
    %load/vec4 v0x17308d0_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17302c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x17302c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17302c0_0, 0;
    %load/vec4 v0x17308d0_0;
    %assign/vec4 v0x17301d0_0, 0;
    %load/vec4 v0x17301d0_0;
    %load/vec4 v0x1730780_0;
    %cmp/u;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17306c0_0, 0;
    %load/vec4 v0x1730600_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x1730600_0, 0;
T_1.8 ;
    %load/vec4 v0x1730780_0;
    %load/vec4 v0x17301d0_0;
    %cmp/u;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1730390_0, 0;
    %load/vec4 v0x1730430_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x1730430_0, 0;
T_1.10 ;
T_1.6 ;
    %load/vec4 v0x17302c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x17302c0_0, 0;
T_1.5 ;
    %load/vec4 v0x1730540_0;
    %assign/vec4 v0x1730780_0, 0;
    %load/vec4 v0x1730780_0;
    %assign/vec4 v0x17308d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1730a30;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1730f60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1731450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1731580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17312f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1731120_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1730a30;
T_3 ;
    %wait E_0x16e5ce0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x17312f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17313b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17312f0_0, 0;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1731120_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1731030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1731120_0, 0;
T_3.2 ;
    %load/vec4 v0x1730ec0_0;
    %load/vec4 v0x1731580_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1730f60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x1730f60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1730f60_0, 0;
    %load/vec4 v0x1731580_0;
    %assign/vec4 v0x1730ec0_0, 0;
    %load/vec4 v0x1730ec0_0;
    %load/vec4 v0x1731450_0;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17313b0_0, 0;
    %load/vec4 v0x17312f0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x17312f0_0, 0;
T_3.8 ;
    %load/vec4 v0x1731450_0;
    %load/vec4 v0x1730ec0_0;
    %cmp/u;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1731030_0, 0;
    %load/vec4 v0x1731120_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x1731120_0, 0;
T_3.10 ;
T_3.6 ;
    %load/vec4 v0x1730f60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1730f60_0, 0;
T_3.5 ;
    %load/vec4 v0x1731230_0;
    %assign/vec4 v0x1731450_0, 0;
    %load/vec4 v0x1731450_0;
    %assign/vec4 v0x1731580_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x172bcb0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x172c250_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c3d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x172bcb0;
T_5 ;
    %wait E_0x16e5ce0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x172c5a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x172c660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x172c5a0_0, 0;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x172c3d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x172c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x172c3d0_0, 0;
T_5.2 ;
    %load/vec4 v0x172c1b0_0;
    %load/vec4 v0x172c870_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x172c250_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x172c250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x172c250_0, 0;
    %load/vec4 v0x172c870_0;
    %assign/vec4 v0x172c1b0_0, 0;
    %load/vec4 v0x172c1b0_0;
    %load/vec4 v0x172c720_0;
    %cmp/u;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x172c660_0, 0;
    %load/vec4 v0x172c5a0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x172c5a0_0, 0;
T_5.8 ;
    %load/vec4 v0x172c720_0;
    %load/vec4 v0x172c1b0_0;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x172c310_0, 0;
    %load/vec4 v0x172c3d0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x172c3d0_0, 0;
T_5.10 ;
T_5.6 ;
    %load/vec4 v0x172c250_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x172c250_0, 0;
T_5.5 ;
    %load/vec4 v0x172c4e0_0;
    %assign/vec4 v0x172c720_0, 0;
    %load/vec4 v0x172c720_0;
    %assign/vec4 v0x172c870_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x172da20;
T_6 ;
    %wait E_0x16e5ce0;
    %load/vec4 v0x172f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x172fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %jmp T_6.32;
T_6.2 ;
    %load/vec4 v0x172f7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.33, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.34 ;
    %jmp T_6.32;
T_6.3 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.35, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.36 ;
    %jmp T_6.32;
T_6.4 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.38 ;
    %jmp T_6.32;
T_6.5 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.39, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.40;
T_6.39 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.40 ;
    %jmp T_6.32;
T_6.6 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.41, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.42;
T_6.41 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.42 ;
    %jmp T_6.32;
T_6.7 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.43, 8;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.44;
T_6.43 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.44 ;
    %jmp T_6.32;
T_6.8 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.45, 8;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.46;
T_6.45 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.46 ;
    %jmp T_6.32;
T_6.9 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.47, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.48;
T_6.47 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.48 ;
    %jmp T_6.32;
T_6.10 ;
    %load/vec4 v0x172f910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x172f870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.49, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.50;
T_6.49 ;
    %load/vec4 v0x172f910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x172f870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.51, 8;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.52;
T_6.51 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.52 ;
T_6.50 ;
    %jmp T_6.32;
T_6.11 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.53, 8;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.54;
T_6.53 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.54 ;
    %jmp T_6.32;
T_6.12 ;
    %load/vec4 v0x172f910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.55, 8;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.56;
T_6.55 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.56 ;
    %jmp T_6.32;
T_6.13 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.57, 8;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.58;
T_6.57 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.58 ;
    %jmp T_6.32;
T_6.14 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.59, 8;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.60;
T_6.59 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.60 ;
    %jmp T_6.32;
T_6.15 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.61, 8;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.62;
T_6.61 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.62 ;
    %jmp T_6.32;
T_6.16 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.63, 8;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.64;
T_6.63 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.64 ;
    %jmp T_6.32;
T_6.17 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.65, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.66;
T_6.65 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.66 ;
    %jmp T_6.32;
T_6.18 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.67, 8;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.68;
T_6.67 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.68 ;
    %jmp T_6.32;
T_6.19 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.69, 8;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.70;
T_6.69 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.70 ;
    %jmp T_6.32;
T_6.20 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.71, 8;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.72;
T_6.71 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.72 ;
    %jmp T_6.32;
T_6.21 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.73, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.74;
T_6.73 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.74 ;
    %jmp T_6.32;
T_6.22 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.75, 8;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.76;
T_6.75 ;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.76 ;
    %jmp T_6.32;
T_6.23 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.77, 8;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.78;
T_6.77 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.78 ;
    %jmp T_6.32;
T_6.24 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.79, 8;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.80;
T_6.79 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.80 ;
    %jmp T_6.32;
T_6.25 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.81, 8;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.82;
T_6.81 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.82 ;
    %jmp T_6.32;
T_6.26 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.83, 8;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.84;
T_6.83 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.84 ;
    %jmp T_6.32;
T_6.27 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.85, 8;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.86;
T_6.85 ;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.86 ;
    %jmp T_6.32;
T_6.28 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.87, 8;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.88;
T_6.87 ;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.88 ;
    %jmp T_6.32;
T_6.29 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.89, 8;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.90;
T_6.89 ;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.90 ;
    %jmp T_6.32;
T_6.30 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.91, 8;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.92;
T_6.91 ;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.92 ;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x172fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.93, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
    %jmp T_6.94;
T_6.93 ;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x172fb10_0, 0;
T_6.94 ;
    %jmp T_6.32;
T_6.32 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x172da20;
T_7 ;
    %wait E_0x172f250;
    %load/vec4 v0x172fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %jmp T_7.30;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172f510_0, 0, 1;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x17316e0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1732030_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x17316e0;
T_9 ;
    %wait E_0x16e5ce0;
    %load/vec4 v0x1731cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1731ab0_0;
    %assign/vec4 v0x1732030_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1731d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1732030_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1731ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1732030_0, 0;
T_9.2 ;
T_9.1 ;
    %load/vec4 v0x1732030_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1731f90_0, 0;
    %load/vec4 v0x1732030_0;
    %assign/vec4 v0x1731ba0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x172cfb0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x172d710_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x172cfb0;
T_11 ;
    %wait E_0x16e5ce0;
    %load/vec4 v0x172d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x172d610_0;
    %load/vec4 v0x172d460_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x172d7b0, 0, 4;
T_11.0 ;
    %load/vec4 v0x172d460_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x172d7b0, 4;
    %assign/vec4 v0x172d710_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x16df230;
T_12 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16fe6a0_0, 0, 7;
    %end;
    .thread T_12;
    .scope S_0x16df230;
T_13 ;
    %wait E_0x16e5ce0;
    %load/vec4 v0x172bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x172ba50_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x16fe6a0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x172c9d0;
T_14 ;
    %wait E_0x16e5ce0;
    %load/vec4 v0x172ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x172cce0_0;
    %assign/vec4 v0x172cda0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x170cd80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1733ec0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x170cd80;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0x1733ec0_0;
    %nor/r;
    %store/vec4 v0x1733ec0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x170cd80;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1734320_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x170cd80;
T_18 ;
    %delay 100000, 0;
    %load/vec4 v0x1734320_0;
    %nor/r;
    %store/vec4 v0x1734320_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x170cd80;
T_19 ;
    %vpi_call 2 28 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x16df0b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1733f60_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1733f60_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %delay 1600000, 0;
    %delay 1600000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17341e0_0, 0, 1;
    %delay 200000, 0;
    %delay 200000, 0;
    %delay 10000000, 0;
    %vpi_call 2 183 "$dumpflush" {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "spi_bench.t.v";
    "./spimemory.v";
    "./latches.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./fsm.v";
    "./shiftregister.v";
