

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.389 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720917|   720917|  3.605 ms|  3.605 ms|  720917|  720917|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_93_7_VITIS_LOOP_95_8  |   720915|   720915|        31|         11|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 11, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 34 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln987 = alloca i32 1"   --->   Operation 35 'alloca' 'add_ln987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kk = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 36 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 39 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten31"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln93 = store i9 0, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 41 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln92 = store i17 0, i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 42 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln95 = store i9 0, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 43 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc116"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%first_iter_3 = phi i1 0, void %new.latch.for.inc116.split, i1 1, void %newFuncRoot"   --->   Operation 45 'phi' 'first_iter_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i17 %indvar_flatten31" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 46 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.10ns)   --->   "%icmp_ln93 = icmp_eq  i17 %indvar_flatten31_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 47 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.10ns)   --->   "%add_ln93 = add i17 %indvar_flatten31_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 48 'add' 'add_ln93' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc122, void %for.inc.i.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 49 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 50 'load' 'j_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%icmp_ln95 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 51 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%or_ln93 = or i1 %icmp_ln95, i1 %first_iter_3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 52 'or' 'or_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.96ns)   --->   "%select_ln93 = select i1 %icmp_ln95, i9 0, i9 %j_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 53 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %or_ln93, void %for.inc116.split, void %for.first.iter.for.inc116" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 54 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln987_load = load i17 %add_ln987" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 55 'load' 'add_ln987_load' <Predicate = (!icmp_ln93 & icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kk_load = load i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 56 'load' 'kk_load' <Predicate = (!icmp_ln93 & !icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%select_ln93_2 = select i1 %icmp_ln95, i17 %add_ln987_load, i17 %kk_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 57 'select' 'select_ln93_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i17 %select_ln93_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 58 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i9 %select_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 59 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %select_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 60 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.07ns)   --->   "%add_ln96 = add i16 %zext_ln95_1, i16 %trunc_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 61 'add' 'add_ln96' <Predicate = (!icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x_s, i64 0, i64 %zext_ln95" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 62 'getelementptr' 'x_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%x_load = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 63 'load' 'x_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (2.10ns)   --->   "%add_ln98 = add i17 %select_ln93_2, i17 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:98]   --->   Operation 64 'add' 'add_ln98' <Predicate = (!icmp_ln93)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln93 = store i17 %add_ln93, i17 %indvar_flatten31" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 65 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln92 = store i17 %select_ln93_2, i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 66 'store' 'store_ln92' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln98 = store i17 %add_ln98, i17 %add_ln987" [benchmarks/jianyicheng/gemver/src/gemver.cpp:98]   --->   Operation 67 'store' 'store_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc116" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 68 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i16 %add_ln96" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 69 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A_s, i64 0, i64 %zext_ln96" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 71 'load' 'A_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%x_load = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 72 'load' 'x_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 73 'load' 'A_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 74 [8/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 74 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 75 [7/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 75 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 76 [6/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 76 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 77 [5/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 77 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 78 [4/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 78 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 79 [3/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 79 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 80 [2/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 80 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln95 = add i9 %select_ln93, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 81 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (1.82ns)   --->   "%icmp_ln95_1 = icmp_eq  i9 %add_ln95, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 82 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %new.latch.for.inc116.split, void %last.iter.for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 83 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln95 = store i9 %add_ln95, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 84 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.79>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 85 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln93_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 86 'add' 'add_ln93_1' <Predicate = (icmp_ln95)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.96ns)   --->   "%select_ln93_1 = select i1 %icmp_ln95, i9 %add_ln93_1, i9 %i_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 87 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 88 'fmul' 'mul4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_7_VITIS_LOOP_95_8_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %select_ln93_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 91 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w_s, i64 0, i64 %zext_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 92 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%tmp_1 = load i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 93 'load' 'tmp_1' <Predicate = (or_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 94 [8/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 94 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln93 = store i9 %select_ln93_1, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 95 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 96 [1/2] (3.25ns)   --->   "%tmp_1 = load i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 96 'load' 'tmp_1' <Predicate = (or_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 97 [7/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 97 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 98 [6/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 98 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 99 [5/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 99 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 100 [4/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 100 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 101 [3/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 101 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 102 [2/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 102 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %tmp_1, i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 103 'store' 'store_ln94' <Predicate = (or_ln93)> <Delay = 1.58>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 104 'br' 'br_ln95' <Predicate = (or_ln93)> <Delay = 0.00>
ST_20 : Operation 105 [1/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 105 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4_load = load i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 106 'load' 'tmp_4_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [10/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 107 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 108 [9/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 108 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 109 [8/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 109 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 110 [7/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 110 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 111 [6/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 111 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 112 [5/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 112 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 113 [4/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 113 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 114 [3/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 114 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 115 [2/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 115 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 116 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 117 [1/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 117 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %tmp_2, i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:97]   --->   Operation 118 'store' 'store_ln97' <Predicate = (icmp_ln95_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln95 = br void %new.latch.for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 119 'br' 'br_ln95' <Predicate = (icmp_ln95_1)> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %tmp_2, i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 120 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111111100000000000000000000]
add_ln987             (alloca           ) [ 00100000000000000000000000000000]
kk                    (alloca           ) [ 01100000000000000000000000000000]
i                     (alloca           ) [ 01111111111111000000000000000000]
indvar_flatten31      (alloca           ) [ 01100000000000000000000000000000]
tmp                   (alloca           ) [ 01111111111111111111111111111111]
store_ln0             (store            ) [ 00000000000000000000000000000000]
store_ln93            (store            ) [ 00000000000000000000000000000000]
store_ln92            (store            ) [ 00000000000000000000000000000000]
store_ln95            (store            ) [ 00000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000]
first_iter_3          (phi              ) [ 01000000000000000000000000000000]
indvar_flatten31_load (load             ) [ 00000000000000000000000000000000]
icmp_ln93             (icmp             ) [ 01111111111111111111111111111111]
add_ln93              (add              ) [ 00100000000000000000000000000000]
br_ln93               (br               ) [ 00000000000000000000000000000000]
j_load                (load             ) [ 00000000000000000000000000000000]
icmp_ln95             (icmp             ) [ 01111111111110000000000000000000]
or_ln93               (or               ) [ 01111111111111111111100000000000]
select_ln93           (select           ) [ 00111111111100000000000000000000]
br_ln95               (br               ) [ 00000000000000000000000000000000]
add_ln987_load        (load             ) [ 00000000000000000000000000000000]
kk_load               (load             ) [ 00000000000000000000000000000000]
select_ln93_2         (select           ) [ 00000000000000000000000000000000]
trunc_ln93            (trunc            ) [ 00000000000000000000000000000000]
zext_ln95             (zext             ) [ 00000000000000000000000000000000]
zext_ln95_1           (zext             ) [ 00000000000000000000000000000000]
add_ln96              (add              ) [ 00010000000000000000000000000000]
x_addr                (getelementptr    ) [ 00010000000000000000000000000000]
add_ln98              (add              ) [ 00000000000000000000000000000000]
store_ln93            (store            ) [ 00000000000000000000000000000000]
store_ln92            (store            ) [ 00000000000000000000000000000000]
store_ln98            (store            ) [ 00000000000000000000000000000000]
br_ln95               (br               ) [ 01100000000000000000000000000000]
zext_ln96             (zext             ) [ 00000000000000000000000000000000]
A_addr                (getelementptr    ) [ 00001000000000000000000000000000]
x_load                (load             ) [ 01111111111111111111100000000000]
A_load                (load             ) [ 01000111111110000000000000000000]
add_ln95              (add              ) [ 00000000000000000000000000000000]
icmp_ln95_1           (icmp             ) [ 01111111111111111111111111111111]
br_ln95               (br               ) [ 00000000000000000000000000000000]
store_ln95            (store            ) [ 00000000000000000000000000000000]
i_load                (load             ) [ 00000000000000000000000000000000]
add_ln93_1            (add              ) [ 00000000000000000000000000000000]
select_ln93_1         (select           ) [ 00100000000001000000000000000000]
mul4                  (fmul             ) [ 00111111110001111111100000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000]
zext_ln93             (zext             ) [ 00000000000000000000000000000000]
w_addr                (getelementptr    ) [ 01111111111100111111111111111111]
store_ln93            (store            ) [ 00000000000000000000000000000000]
tmp_1                 (load             ) [ 00001111110000011111100000000000]
store_ln94            (store            ) [ 00000000000000000000000000000000]
br_ln95               (br               ) [ 00000000000000000000000000000000]
mul5                  (fmul             ) [ 01111111101100000000011111111110]
tmp_4_load            (load             ) [ 01111111100100000000001111111110]
specpipeline_ln95     (specpipeline     ) [ 00000000000000000000000000000000]
tmp_2                 (fadd             ) [ 00000000010000000000000000000001]
store_ln97            (store            ) [ 00000000000000000000000000000000]
br_ln95               (br               ) [ 00000000000000000000000000000000]
store_ln94            (store            ) [ 00000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_93_7_VITIS_LOOP_95_8_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="add_ln987_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln987/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="kk_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kk/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten31_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="A_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="w_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/13 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_1/13 store_ln97/31 "/>
</bind>
</comp>

<comp id="109" class="1005" name="first_iter_3_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_3 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="first_iter_3_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_3/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/5 mul5/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln93_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln92_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="17" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln95_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten31_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln93_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="0" index="1" bw="17" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln93_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="17" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln95_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_ln93_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln93/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln93_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln987_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="17" slack="1"/>
<pin id="190" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln987_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="kk_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="1"/>
<pin id="193" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kk_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln93_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="17" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="0"/>
<pin id="198" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln93_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln95_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln95_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln96_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln98_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln93_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="17" slack="1"/>
<pin id="226" dir="0" index="1" bw="17" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln92_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="0" index="1" bw="17" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln98_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="0"/>
<pin id="235" dir="0" index="1" bw="17" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln96_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln95_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="10"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln95_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95_1/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln95_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="10"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="11"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln93_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln93_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="11"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="0" index="2" bw="9" slack="0"/>
<pin id="271" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_1/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln93_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln93_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="1"/>
<pin id="280" dir="0" index="1" bw="9" slack="12"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln94_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="6"/>
<pin id="284" dir="0" index="1" bw="32" slack="19"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/20 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_4_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="20"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_4_load/21 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln94_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="30"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/31 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln987_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="17" slack="1"/>
<pin id="303" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln987 "/>
</bind>
</comp>

<comp id="307" class="1005" name="kk_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="17" slack="0"/>
<pin id="309" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten31_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="17" slack="0"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="19"/>
<pin id="330" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln93_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="339" class="1005" name="add_ln93_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="17" slack="1"/>
<pin id="341" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln95_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

<comp id="350" class="1005" name="or_ln93_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="12"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln93 "/>
</bind>
</comp>

<comp id="354" class="1005" name="select_ln93_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln96_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="366" class="1005" name="x_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="A_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="x_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="10"/>
<pin id="378" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="A_load_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln95_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="20"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="select_ln93_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="1"/>
<pin id="392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln93_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="mul4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="w_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="6"/>
<pin id="408" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="mul5_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_4_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="113" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="165" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="199"><net_src comp="188" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="201" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="194" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="232"><net_src comp="194" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="218" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="242" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="258" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="297"><net_src comp="46" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="304"><net_src comp="50" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="310"><net_src comp="54" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="317"><net_src comp="58" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="324"><net_src comp="62" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="331"><net_src comp="66" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="338"><net_src comp="153" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="159" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="347"><net_src comp="168" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="353"><net_src comp="174" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="180" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="364"><net_src comp="212" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="369"><net_src comp="70" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="374"><net_src comp="83" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="379"><net_src comp="77" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="384"><net_src comp="90" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="389"><net_src comp="247" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="267" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="399"><net_src comp="125" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="404"><net_src comp="96" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="409"><net_src comp="103" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="414"><net_src comp="125" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="419"><net_src comp="286" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="424"><net_src comp="121" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_s | {31 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8 : A_s | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8 : x_s | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8 : w_s | {13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln93 : 1
		store_ln92 : 1
		store_ln95 : 1
		first_iter_3 : 1
		indvar_flatten31_load : 1
		icmp_ln93 : 2
		add_ln93 : 2
		br_ln93 : 3
		j_load : 1
		icmp_ln95 : 2
		or_ln93 : 3
		select_ln93 : 3
		br_ln95 : 3
	State 2
		select_ln93_2 : 1
		trunc_ln93 : 2
		add_ln96 : 3
		x_addr : 1
		x_load : 2
		add_ln98 : 2
		store_ln92 : 2
		store_ln98 : 3
	State 3
		A_addr : 1
		A_load : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln95_1 : 1
		br_ln95 : 2
		store_ln95 : 1
	State 12
		add_ln93_1 : 1
		select_ln93_1 : 2
	State 13
		w_addr : 1
		tmp_1 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_2 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_121      |    2    |   365   |   421   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_125      |    3    |   199   |   324   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln93_fu_159   |    0    |    0    |    24   |
|          |    add_ln96_fu_212   |    0    |    0    |    23   |
|    add   |    add_ln98_fu_218   |    0    |    0    |    24   |
|          |    add_ln95_fu_242   |    0    |    0    |    14   |
|          |   add_ln93_1_fu_261  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln93_fu_153   |    0    |    0    |    24   |
|   icmp   |   icmp_ln95_fu_168   |    0    |    0    |    14   |
|          |  icmp_ln95_1_fu_247  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln93_fu_180  |    0    |    0    |    9    |
|  select  | select_ln93_2_fu_194 |    0    |    0    |    17   |
|          | select_ln93_1_fu_267 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln93_fu_174    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln93_fu_201  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln95_fu_205   |    0    |    0    |    0    |
|   zext   |  zext_ln95_1_fu_209  |    0    |    0    |    0    |
|          |   zext_ln96_fu_238   |    0    |    0    |    0    |
|          |   zext_ln93_fu_274   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   564   |   933   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_371     |   16   |
|     A_load_reg_381     |   32   |
|    add_ln93_reg_339    |   17   |
|    add_ln96_reg_361    |   16   |
|    add_ln987_reg_301   |   17   |
|  first_iter_3_reg_109  |    1   |
|        i_reg_314       |    9   |
|    icmp_ln93_reg_335   |    1   |
|   icmp_ln95_1_reg_386  |    1   |
|    icmp_ln95_reg_344   |    1   |
|indvar_flatten31_reg_321|   17   |
|        j_reg_294       |    9   |
|       kk_reg_307       |   17   |
|      mul4_reg_396      |   32   |
|      mul5_reg_411      |   32   |
|     or_ln93_reg_350    |    1   |
|  select_ln93_1_reg_390 |    9   |
|   select_ln93_reg_354  |    9   |
|      tmp_1_reg_406     |   32   |
|      tmp_2_reg_421     |   32   |
|   tmp_4_load_reg_416   |   32   |
|       tmp_reg_328      |   32   |
|     w_addr_reg_401     |    8   |
|     x_addr_reg_366     |    8   |
|     x_load_reg_376     |   32   |
+------------------------+--------+
|          Total         |   413  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_121    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_125    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_125    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   933  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   977  |   987  |
+-----------+--------+--------+--------+--------+
