// Seed: 3115820048
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    output wand id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    output tri0 id_14,
    output supply0 id_15,
    input tri0 id_16,
    output wor id_17,
    input supply0 id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wor id_21
);
  logic id_23;
  generate
  endgenerate
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    inout uwire id_3,
    output wand id_4,
    input wand id_5
    , id_23,
    input wire id_6,
    input tri0 _id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input wand id_13,
    output wand id_14,
    input tri1 id_15,
    input wire id_16,
    inout uwire id_17,
    input tri0 id_18,
    output tri id_19,
    output supply0 id_20,
    input wor id_21
    , id_24
);
  assign id_3 = 1;
  logic [7:0][-1  ==  id_7] id_25;
  wire id_26;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_17,
      id_8,
      id_10,
      id_18,
      id_2,
      id_17,
      id_3,
      id_19,
      id_5,
      id_13,
      id_3,
      id_3,
      id_14,
      id_19,
      id_8,
      id_4,
      id_3,
      id_11,
      id_20,
      id_10
  );
  assign modCall_1.id_13 = 0;
endmodule
