library ieee;
use ieee.std_logic_1164.all;

entity scom_7 is
port(
	s : in std_logic_vector(3 downto 0);
	scomp_7 : out std_logic



);
end entity;

architecture behavior of scom_7 is
begin

	scomp_7 <= '1' when s = "0111" else '0';
	
	
end architecture ;


