package redilog.synthesis;

public class InputNode extends Node {
}