parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /primary/HLS/Alex_Net
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /work/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/zynquplus.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 230400, FFs: 460800, DSPs: 1728, BRAMs: 624, URAMs: 96)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 230400, FFs: 460800, DSPs: 1728, BRAMs: 624, URAMs: 96)
parallelismSelector::VERBO: Code Analyzer Id: 3
parallelismSelector::VERBO: Dataflow Hardware Function: _Z5conv2PfS_S_S_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/dataflow/3/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              254 <- {254}
                              255 <- {255}
                              256 <- {256}
                              257 <- {257}
                              265 <- {254}
                              266 <- {258}
                              267 <- {256}
                              268 <- {260}
                              269 <- {263}
                              270 <- {258}
                              271 <- {259}
                              272 <- {261}
                              273 <- {262}
                              274 <- {264}
                              275 <- {257}
                              276 <- {255}
                              277 <- {254}
                              278 <- {258}
                              279 <- {256}
                              280 <- {260}
                              281 <- {263}
                              282 <- {258}
                              283 <- {259}
                              284 <- {261}
                              285 <- {262}
                              286 <- {264}
                              287 <- {257}
                              288 <- {255}
                            
parallelismSelector::VERBO: Distributing pragmas of Var:258
parallelismSelector::VERBO: Var:258 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=cyclic factor=155 Dimension=1 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:259
parallelismSelector::VERBO: Var:259 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=0 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:260
parallelismSelector::VERBO: Var:260 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=cyclic factor=25 Dimension=1 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:261
parallelismSelector::VERBO: Var:261 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=0 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:262
parallelismSelector::VERBO: Var:262 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=0 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:263
parallelismSelector::VERBO: Var:263 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=cyclic factor=27 Dimension=1 Function=263
parallelismSelector::VERBO: Distributing pragmas of Var:264
parallelismSelector::VERBO: Var:264 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=0 Function=263
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61:1)
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63:1)
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'inp_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:30:0 VariableId 254
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 92256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:31:0 VariableId 255
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 186624 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:32:0 VariableId 256
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 614400 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'bias' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:33:0 VariableId 257
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 258
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 46128 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_img_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:0 VariableId 259
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 31,  31 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:0 VariableId 260
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 1200 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:0 VariableId 261
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'window_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:58:0 VariableId 262
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'conv_out' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:0 VariableId 263
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 729 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'sh' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:62:0 VariableId 264
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 263
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:30:0 VariableId 265
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 264
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 92256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 266
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 264
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  46128 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:32:0 VariableId 267
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 614400 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:0 VariableId 268
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1200 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'conv_out' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:0 VariableId 269
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  729 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 270
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  46128 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_img_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:0 VariableId 271
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  31,  31 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:0 VariableId 272
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'window_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:58:0 VariableId 273
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'sh' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:62:0 VariableId 274
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'bias' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:33:0 VariableId 275
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:31:0 VariableId 276
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 265
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 186624 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:30:0 VariableId 277
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 266
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 92256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 278
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 266
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  46128 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:32:0 VariableId 279
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 614400 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:0 VariableId 280
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1200 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'conv_out' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:0 VariableId 281
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  729 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 282
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  46128 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'inp_img_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:0 VariableId 283
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  31,  31 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'filter_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:0 VariableId 284
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'window_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:58:0 VariableId 285
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'sh' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:62:0 VariableId 286
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  5,  5 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'bias' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:33:0 VariableId 287
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 256 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:31:0 VariableId 288
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 267
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 186624 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 254 is mapped to the object with value: 254
                             Object with value: 255 is mapped to the object with value: 255
                             Object with value: 256 is mapped to the object with value: 256
                             Object with value: 257 is mapped to the object with value: 257
                             Object with value: 258 is mapped to the object with value: 258
                             Object with value: 259 is mapped to the object with value: 259
                             Object with value: 260 is mapped to the object with value: 260
                             Object with value: 261 is mapped to the object with value: 261
                             Object with value: 262 is mapped to the object with value: 262
                             Object with value: 263 is mapped to the object with value: 263
                             Object with value: 264 is mapped to the object with value: 264
                             Object with value: 265 is mapped to the object with value: 254
                             Object with value: 266 is mapped to the object with value: 258
                             Object with value: 267 is mapped to the object with value: 256
                             Object with value: 268 is mapped to the object with value: 260
                             Object with value: 269 is mapped to the object with value: 263
                             Object with value: 270 is mapped to the object with value: 258
                             Object with value: 271 is mapped to the object with value: 259
                             Object with value: 272 is mapped to the object with value: 261
                             Object with value: 273 is mapped to the object with value: 262
                             Object with value: 274 is mapped to the object with value: 264
                             Object with value: 275 is mapped to the object with value: 257
                             Object with value: 276 is mapped to the object with value: 255
                             Object with value: 277 is mapped to the object with value: 254
                             Object with value: 278 is mapped to the object with value: 258
                             Object with value: 279 is mapped to the object with value: 256
                             Object with value: 280 is mapped to the object with value: 260
                             Object with value: 281 is mapped to the object with value: 263
                             Object with value: 282 is mapped to the object with value: 258
                             Object with value: 283 is mapped to the object with value: 259
                             Object with value: 284 is mapped to the object with value: 261
                             Object with value: 285 is mapped to the object with value: 262
                             Object with value: 286 is mapped to the object with value: 264
                             Object with value: 287 is mapped to the object with value: 257
                             Object with value: 288 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 190, Label=L1_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:9, Vars=254,258,
                            +- Loop with id 172, Label=L4, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, Vars=257,
                               +- Loop with id 173, Label=F1_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, Vars=256,260,
                               +- Loop with id 174, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85:3, Vars=263,
                               +- Loop with id 175, Label=C1_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91:8
                                  +- Loop with id 176, Label=S11, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93:8
                                     +- Loop with id 177, Label=S12, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:9, Vars=258,259,
                                  +- Loop with id 178, Label=F11, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99:8
                                     +- Loop with id 179, Label=F12, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:9, Vars=260,261,
                                  +- Loop with id 180, Label=L5, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6
                                     +- Loop with id 181, Label=L6, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8, Vars=263,
                                        +- Loop with id 182, Label=w1_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:12
                                           +- Loop with id 183, Label=w1_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13, Vars=259,262,
                                        +- Loop with id 184, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:6
                                           +- Loop with id 185, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:7, Vars=261,262,264,
                                        +- Loop with id 186, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:6
                                           +- Loop with id 187, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:7, Vars=264,
                               +- Loop with id 188, Label=M1, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:6
                                  +- Loop with id 189, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:4, Vars=255,263,
                            +- Loop with id 171, Label=L2_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:9, Vars=254,258,
                            +- Loop with id 153, Label=L7, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, Vars=257,
                               +- Loop with id 154, Label=F2_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, Vars=256,260,
                               +- Loop with id 155, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173:3, Vars=263,
                               +- Loop with id 156, Label=C2_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177:8
                                  +- Loop with id 157, Label=S21, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179:9
                                     +- Loop with id 158, Label=S22, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:13, Vars=258,259,
                                  +- Loop with id 159, Label=F21, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186:9
                                     +- Loop with id 160, Label=F22, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:13, Vars=260,261,
                                  +- Loop with id 161, Label=L8, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6
                                     +- Loop with id 162, Label=L9, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8, Vars=263,
                                        +- Loop with id 163, Label=w2_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:12
                                           +- Loop with id 164, Label=w2_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13, Vars=259,262,
                                        +- Loop with id 165, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:6
                                           +- Loop with id 166, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:7, Vars=261,262,264,
                                        +- Loop with id 167, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:9
                                           +- Loop with id 168, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:10, Vars=264,
                               +- Loop with id 169, Label=M2, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:6
                                  +- Loop with id 170, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:6, Vars=255,263,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 190, Label=L1_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:9, Vars=254,258,
                            +- Loop with id 172, Label=L4, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, Vars=257,
                               +- Loop with id 173, Label=F1_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, Vars=256,260,
                               +- Loop with id 174, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85:3, Vars=263,
                               +- Loop with id 175, Label=C1_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91:8
                                  +- Loop with id 176, Label=S11, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93:8
                                     +- Loop with id 177, Label=S12, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:9, Vars=258,259,
                                  +- Loop with id 178, Label=F11, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99:8
                                     +- Loop with id 179, Label=F12, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:9, Vars=260,261,
                                  +- Loop with id 180, Label=L5, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6
                                     +- Loop with id 181, Label=L6, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8, Vars=263,
                                        +- Loop with id 182, Label=w1_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:12
                                           +- Loop with id 183, Label=w1_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13, Vars=259,262,
                                        +- Loop with id 184, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:6
                                           +- Loop with id 185, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:7, Vars=261,262,264,
                                        +- Loop with id 186, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:6
                                           +- Loop with id 187, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:7, Vars=264,
                               +- Loop with id 188, Label=M1, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:6
                                  +- Loop with id 189, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:4, Vars=255,263,
                            +- Loop with id 171, Label=L2_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:9, Vars=254,258,
                            +- Loop with id 153, Label=L7, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, Vars=257,
                               +- Loop with id 154, Label=F2_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, Vars=256,260,
                               +- Loop with id 155, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173:3, Vars=263,
                               +- Loop with id 156, Label=C2_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177:8
                                  +- Loop with id 157, Label=S21, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179:9
                                     +- Loop with id 158, Label=S22, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:13, Vars=258,259,
                                  +- Loop with id 159, Label=F21, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186:9
                                     +- Loop with id 160, Label=F22, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:13, Vars=260,261,
                                  +- Loop with id 161, Label=L8, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6
                                     +- Loop with id 162, Label=L9, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8, Vars=263,
                                        +- Loop with id 163, Label=w2_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:12
                                           +- Loop with id 164, Label=w2_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13, Vars=259,262,
                                        +- Loop with id 165, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:6
                                           +- Loop with id 166, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:7, Vars=261,262,264,
                                        +- Loop with id 167, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:9
                                           +- Loop with id 168, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:10, Vars=264,
                               +- Loop with id 169, Label=M2, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:6
                                  +- Loop with id 170, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:6, Vars=255,263,
                            
parallelismSelector::VERBO: Function 'conv2' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F263_R2_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F263_R14_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T5_F263_R226_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T6_F263_R238_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 190, Label=L1_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:9, Vars=254,258,
                            +- Loop with id 172, Label=L4, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, Vars=257,
                               +- Loop with id 173, Label=F1_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, Vars=256,260,
                               +- Loop with id 174, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85:3, Vars=263,
                               +- Loop with id 175, Label=C1_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91:8
                                  +- Loop with id 176, Label=S11, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93:8
                                     +- Loop with id 177, Label=S12, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:9, Vars=258,259,
                                  +- Loop with id 178, Label=F11, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99:8
                                     +- Loop with id 179, Label=F12, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:9, Vars=260,261,
                                  +- Loop with id 180, Label=L5, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6
                                     +- Loop with id 181, Label=L6, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8, Vars=263,
                                        +- Loop with id 182, Label=w1_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:12
                                           +- Loop with id 183, Label=w1_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13, Vars=259,262,
                                        +- Loop with id 184, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:6
                                           +- Loop with id 185, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:7, Vars=261,262,264,
                                        +- Loop with id 186, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:6
                                           +- Loop with id 187, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:7, Vars=264,
                               +- Loop with id 188, Label=M1, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:6
                                  +- Loop with id 189, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:4, Vars=255,263,
                            +- Loop with id 171, Label=L2_1, Trip Count: (Static=46128, Dynamic [x1]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:9, Vars=254,258,
                            +- Loop with id 153, Label=L7, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, Vars=257,
                               +- Loop with id 154, Label=F2_1, Trip Count: (Static=1200, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, Vars=256,260,
                               +- Loop with id 155, Trip Count: (Static=729, Dynamic [x128]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173:3, Vars=263,
                               +- Loop with id 156, Label=C2_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177:8
                                  +- Loop with id 157, Label=S21, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179:9
                                     +- Loop with id 158, Label=S22, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:13, Vars=258,259,
                                  +- Loop with id 159, Label=F21, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186:9
                                     +- Loop with id 160, Label=F22, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:13, Vars=260,261,
                                  +- Loop with id 161, Label=L8, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6
                                     +- Loop with id 162, Label=L9, Trip Count: (Static=27, Dynamic [x165888]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8, Vars=263,
                                        +- Loop with id 163, Label=w2_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:12
                                           +- Loop with id 164, Label=w2_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13, Vars=259,262,
                                        +- Loop with id 165, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:6
                                           +- Loop with id 166, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:7, Vars=261,262,264,
                                        +- Loop with id 167, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:9
                                           +- Loop with id 168, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:10, Vars=264,
                               +- Loop with id 169, Label=M2, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:6
                                  +- Loop with id 170, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:6, Vars=255,263,
                            
parallelismSelector::VERBO: 
                            The following user pragmas were detected in the application:
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:1: warning: User pragma 'pipeline' found in function Outline_T6_F263_R238_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158:1: warning: User pragma 'pipeline' found in function Outline_T5_F263_R226_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:1: warning: User pragma 'pipeline' found in function Outline_T4_F263_R14_Loop
parallelismSelector::VERBO: /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71:1: warning: User pragma 'pipeline' found in function Outline_T3_F263_R2_Loop
parallelismSelector::VERBO: Max iterations for loop 190 are 46128
parallelismSelector::VERBO:  - loop 190 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":69:9
parallelismSelector::VERBO: Max iterations for loop 172 are 128
parallelismSelector::VERBO:  - loop 172 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":76:5
parallelismSelector::VERBO: Max iterations for loop 173 are 1200
parallelismSelector::VERBO:  - loop 173 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":79:8
parallelismSelector::VERBO: Max iterations for loop 174 are 729
parallelismSelector::VERBO:  - loop 174 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":85:3
parallelismSelector::VERBO: Max iterations for loop 175 are 48
parallelismSelector::VERBO:  - loop 175 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":91:8
parallelismSelector::VERBO: Max iterations for loop 176 are 31
parallelismSelector::VERBO:  - loop 176 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":93:8
parallelismSelector::VERBO: Max iterations for loop 177 are 31
parallelismSelector::VERBO:  - loop 177 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":95:9
parallelismSelector::VERBO: Max iterations for loop 178 are 5
parallelismSelector::VERBO:  - loop 178 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":99:8
parallelismSelector::VERBO: Max iterations for loop 179 are 5
parallelismSelector::VERBO:  - loop 179 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":101:9
parallelismSelector::VERBO: Max iterations for loop 180 are 27
parallelismSelector::VERBO:  - loop 180 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":107:6
parallelismSelector::VERBO: Max iterations for loop 181 are 27
parallelismSelector::VERBO:  - loop 181 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":109:8
parallelismSelector::VERBO: Max iterations for loop 182 are 5
parallelismSelector::VERBO:  - loop 182 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":112:12
parallelismSelector::VERBO: Max iterations for loop 183 are 5
parallelismSelector::VERBO:  - loop 183 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":113:13
parallelismSelector::VERBO: Max iterations for loop 184 are 5
parallelismSelector::VERBO:  - loop 184 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":118:6
parallelismSelector::VERBO: Max iterations for loop 185 are 5
parallelismSelector::VERBO:  - loop 185 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":119:7
parallelismSelector::VERBO: Max iterations for loop 186 are 5
parallelismSelector::VERBO:  - loop 186 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":124:6
parallelismSelector::VERBO: Max iterations for loop 187 are 5
parallelismSelector::VERBO:  - loop 187 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":125:7
parallelismSelector::VERBO: Max iterations for loop 188 are 27
parallelismSelector::VERBO:  - loop 188 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":136:6
parallelismSelector::VERBO: Max iterations for loop 189 are 27
parallelismSelector::VERBO:  - loop 189 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":138:4
parallelismSelector::VERBO: Max iterations for loop 171 are 46128
parallelismSelector::VERBO:  - loop 171 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":156:9
parallelismSelector::VERBO: Max iterations for loop 153 are 128
parallelismSelector::VERBO:  - loop 153 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":164:5
parallelismSelector::VERBO: Max iterations for loop 154 are 1200
parallelismSelector::VERBO:  - loop 154 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":167:8
parallelismSelector::VERBO: Max iterations for loop 155 are 729
parallelismSelector::VERBO:  - loop 155 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":173:3
parallelismSelector::VERBO: Max iterations for loop 156 are 48
parallelismSelector::VERBO:  - loop 156 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":177:8
parallelismSelector::VERBO: Max iterations for loop 157 are 31
parallelismSelector::VERBO:  - loop 157 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":179:9
parallelismSelector::VERBO: Max iterations for loop 158 are 31
parallelismSelector::VERBO:  - loop 158 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":181:13
parallelismSelector::VERBO: Max iterations for loop 159 are 5
parallelismSelector::VERBO:  - loop 159 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":186:9
parallelismSelector::VERBO: Max iterations for loop 160 are 5
parallelismSelector::VERBO:  - loop 160 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":188:13
parallelismSelector::VERBO: Max iterations for loop 161 are 27
parallelismSelector::VERBO:  - loop 161 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":194:6
parallelismSelector::VERBO: Max iterations for loop 162 are 27
parallelismSelector::VERBO:  - loop 162 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":196:8
parallelismSelector::VERBO: Max iterations for loop 163 are 5
parallelismSelector::VERBO:  - loop 163 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":198:12
parallelismSelector::VERBO: Max iterations for loop 164 are 5
parallelismSelector::VERBO:  - loop 164 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":199:13
parallelismSelector::VERBO: Max iterations for loop 165 are 5
parallelismSelector::VERBO:  - loop 165 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":205:6
parallelismSelector::VERBO: Max iterations for loop 166 are 5
parallelismSelector::VERBO:  - loop 166 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":206:7
parallelismSelector::VERBO: Max iterations for loop 167 are 5
parallelismSelector::VERBO:  - loop 167 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":211:9
parallelismSelector::VERBO: Max iterations for loop 168 are 5
parallelismSelector::VERBO:  - loop 168 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":212:10
parallelismSelector::VERBO: Max iterations for loop 169 are 27
parallelismSelector::VERBO:  - loop 169 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":221:6
parallelismSelector::VERBO: Max iterations for loop 170 are 27
parallelismSelector::VERBO:  - loop 170 is "/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp":223:6
parallelismSelector::VERBO: Partitioning variable 'inp_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:30:0 VariableId 254
parallelismSelector::VERBO: Partitioning variable 'out_img' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:31:0 VariableId 255
parallelismSelector::VERBO: Partitioning variable 'filter' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:32:0 VariableId 256
parallelismSelector::VERBO: Partitioning variable 'bias' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:33:0 VariableId 257
parallelismSelector::VERBO: Partitioning variable 'inp_image_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:0 VariableId 258
parallelismSelector::VERBO: Partitioning variable 'inp_img_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:0 VariableId 259
parallelismSelector::VERBO: Partitioning variable 'filter_local' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:0 VariableId 260
parallelismSelector::VERBO: Partitioning variable 'filter_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:0 VariableId 261
parallelismSelector::VERBO: Partitioning variable 'window_2D' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:58:0 VariableId 262
parallelismSelector::VERBO: Partitioning variable 'conv_out' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:0 VariableId 263
parallelismSelector::VERBO: Partitioning variable 'sh' /primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:62:0 VariableId 264
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 32, 48, 62, 93, 96, 124, 186, 248} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 9, 12, 16, 18, 24, 27, 32, 36, 48, 54, 64, 72, 81, 96, 108, 128, 144, 162, 192, 216, 243} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 48, 50, 60, 64, 75, 80, 96, 100, 120, 128, 150, 160, 192, 200, 240} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline, unroll with factors 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961, 46128, unroll/pipeline with factors 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961 (Label L1_1) (LoopId 190)
                            +- pipeline, unroll with factors 1, 128 (Label L4) (LoopId 172)
                               +- pipeline, unroll with factors 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600, 1200, unroll/pipeline with factors 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600 (Label F1_1) (LoopId 173)
                               +- pipeline, unroll with factors 1, 3, 9, 27, 81, 243, 729, unroll/pipeline with factors 3, 9, 27, 81, 243 (LoopId 174)
                               +- pipeline, unroll with factors 1, 48 (Label C1_1) (LoopId 175)
                                  +- pipeline, unroll with factors 1, 31 (Label S11) (LoopId 176)
                                     +- pipeline, unroll with factors 1, 31 (Label S12) (LoopId 177)
                                  +- pipeline, unroll with factors 1, 5 (Label F11) (LoopId 178)
                                     +- pipeline, unroll with factors 1, 5 (Label F12) (LoopId 179)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L5) (LoopId 180)
                                     +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L6) (LoopId 181)
                                        +- pipeline, unroll with factors 1, 5 (Label w1_2) (LoopId 182)
                                           +- pipeline, unroll with factors 1, 5 (Label w1_3) (LoopId 183)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 184)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 185)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 186)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 187)
                               +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label M1) (LoopId 188)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 189)
                            +- pipeline, unroll with factors 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961, 46128, unroll/pipeline with factors 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961 (Label L2_1) (LoopId 171)
                            +- pipeline, unroll with factors 1, 128 (Label L7) (LoopId 153)
                               +- pipeline, unroll with factors 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600, 1200, unroll/pipeline with factors 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600 (Label F2_1) (LoopId 154)
                               +- pipeline, unroll with factors 1, 3, 9, 27, 81, 243, 729, unroll/pipeline with factors 3, 9, 27, 81, 243 (LoopId 155)
                               +- pipeline, unroll with factors 1, 48 (Label C2_1) (LoopId 156)
                                  +- pipeline, unroll with factors 1, 31 (Label S21) (LoopId 157)
                                     +- pipeline, unroll with factors 1, 31 (Label S22) (LoopId 158)
                                  +- pipeline, unroll with factors 1, 5 (Label F21) (LoopId 159)
                                     +- pipeline, unroll with factors 1, 5 (Label F22) (LoopId 160)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L8) (LoopId 161)
                                     +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L9) (LoopId 162)
                                        +- pipeline, unroll with factors 1, 5 (Label w2_2) (LoopId 163)
                                           +- pipeline, unroll with factors 1, 5 (Label w2_3) (LoopId 164)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 165)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 166)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 167)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 168)
                               +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label M2) (LoopId 169)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 170)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 32, 48, 62, 93, 96, 124, 186, 248} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 9, 12, 16, 18, 24, 27, 32, 36, 48, 54, 64, 72, 81, 96, 108, 128, 144, 162, 192, 216, 243} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 48, 50, 60, 64, 75, 80, 96, 100, 120, 128, 150, 160, 192, 200, 240} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline, unroll with factors 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961, 46128, unroll/pipeline with factors 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961 (Label L1_1) (LoopId 190)
                            +- pipeline, unroll with factors 1, 128 (Label L4) (LoopId 172)
                               +- pipeline, unroll with factors 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600, 1200, unroll/pipeline with factors 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600 (Label F1_1) (LoopId 173)
                               +- pipeline, unroll with factors 1, 3, 9, 27, 81, 243, 729, unroll/pipeline with factors 3, 9, 27, 81, 243 (LoopId 174)
                               +- pipeline, unroll with factors 1, 48 (Label C1_1) (LoopId 175)
                                  +- pipeline, unroll with factors 1, 31 (Label S11) (LoopId 176)
                                     +- pipeline, unroll with factors 1, 31 (Label S12) (LoopId 177)
                                  +- pipeline, unroll with factors 1, 5 (Label F11) (LoopId 178)
                                     +- pipeline, unroll with factors 1, 5 (Label F12) (LoopId 179)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L5) (LoopId 180)
                                     +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L6) (LoopId 181)
                                        +- pipeline, unroll with factors 1, 5 (Label w1_2) (LoopId 182)
                                           +- pipeline, unroll with factors 1, 5 (Label w1_3) (LoopId 183)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 184)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 185)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 186)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 187)
                               +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label M1) (LoopId 188)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 189)
                            +- pipeline, unroll with factors 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961, 46128, unroll/pipeline with factors 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961 (Label L2_1) (LoopId 171)
                            +- pipeline, unroll with factors 1, 128 (Label L7) (LoopId 153)
                               +- pipeline, unroll with factors 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600, 1200, unroll/pipeline with factors 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600 (Label F2_1) (LoopId 154)
                               +- pipeline, unroll with factors 1, 3, 9, 27, 81, 243, 729, unroll/pipeline with factors 3, 9, 27, 81, 243 (LoopId 155)
                               +- pipeline, unroll with factors 1, 48 (Label C2_1) (LoopId 156)
                                  +- pipeline, unroll with factors 1, 31 (Label S21) (LoopId 157)
                                     +- pipeline, unroll with factors 1, 31 (Label S22) (LoopId 158)
                                  +- pipeline, unroll with factors 1, 5 (Label F21) (LoopId 159)
                                     +- pipeline, unroll with factors 1, 5 (Label F22) (LoopId 160)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L8) (LoopId 161)
                                     +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L9) (LoopId 162)
                                        +- pipeline, unroll with factors 1, 5 (Label w2_2) (LoopId 163)
                                           +- pipeline, unroll with factors 1, 5 (Label w2_3) (LoopId 164)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 165)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 166)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 167)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 168)
                               +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label M2) (LoopId 169)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 170)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 190, Label=L1_1, Trip Count: (Static=46128, Dynamic [x1]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:9, Vars=254,258,
                            +- Loop with id 172, Label=L4, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, Vars=257,
                               +- Loop with id 173, Label=F1_1, Trip Count: (Static=1200, Dynamic [x128]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, Vars=256,260,
                               +- Loop with id 174, Trip Count: (Static=729, Dynamic [x128]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85:3, Vars=263,
                               +- Loop with id 175, Label=C1_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91:8
                                  +- Loop with id 176, Label=S11, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93:8
                                     +- Loop with id 177, Label=S12, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:9, Vars=258,259,
                                  +- Loop with id 178, Label=F11, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99:8
                                     +- Loop with id 179, Label=F12, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:9, Vars=260,261,
                                  +- Loop with id 180, Label=L5, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6
                                     +- Loop with id 181, Label=L6, Trip Count: (Static=27, Dynamic [x165888]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8, Vars=263,
                                        +- Loop with id 182, Label=w1_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:12
                                           +- Loop with id 183, Label=w1_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13, Vars=259,262,
                                        +- Loop with id 184, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:6
                                           +- Loop with id 185, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:7, Vars=261,262,264,
                                        +- Loop with id 186, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:6
                                           +- Loop with id 187, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:7, Vars=264,
                               +- Loop with id 188, Label=M1, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:6
                                  +- Loop with id 189, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:4, Vars=255,263,
                            +- Loop with id 171, Label=L2_1, Trip Count: (Static=46128, Dynamic [x1]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:9, Vars=254,258,
                            +- Loop with id 153, Label=L7, Trip Count: (Static=128, Dynamic [x1]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, Vars=257,
                               +- Loop with id 154, Label=F2_1, Trip Count: (Static=1200, Dynamic [x128]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, Vars=256,260,
                               +- Loop with id 155, Trip Count: (Static=729, Dynamic [x128]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173:3, Vars=263,
                               +- Loop with id 156, Label=C2_1, Trip Count: (Static=48, Dynamic [x128]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177:8
                                  +- Loop with id 157, Label=S21, Trip Count: (Static=31, Dynamic [x6144]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179:9
                                     +- Loop with id 158, Label=S22, Trip Count: (Static=31, Dynamic [x190464]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:13, Vars=258,259,
                                  +- Loop with id 159, Label=F21, Trip Count: (Static=5, Dynamic [x6144]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186:9
                                     +- Loop with id 160, Label=F22, Trip Count: (Static=5, Dynamic [x30720]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:13, Vars=260,261,
                                  +- Loop with id 161, Label=L8, Trip Count: (Static=27, Dynamic [x6144]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6
                                     +- Loop with id 162, Label=L9, Trip Count: (Static=27, Dynamic [x165888]), [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8, Vars=263,
                                        +- Loop with id 163, Label=w2_2, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:12
                                           +- Loop with id 164, Label=w2_3, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13, Vars=259,262,
                                        +- Loop with id 165, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:6
                                           +- Loop with id 166, Trip Count: (Static=5, Dynamic [x22394880]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:7, Vars=261,262,264,
                                        +- Loop with id 167, Trip Count: (Static=5, Dynamic [x4478976]), [PerfectNest], [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:9
                                           +- Loop with id 168, Trip Count: (Static=5, Dynamic [x22394880]), [RAW], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:10, Vars=264,
                               +- Loop with id 169, Label=M2, Trip Count: (Static=27, Dynamic [x128]), [PerfectNest], [User Pragma], Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:6
                                  +- Loop with id 170, Trip Count: (Static=27, Dynamic [x3456]), Loc=/primary/HLS/Alex_Net/../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:6, Vars=255,263,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 32, 48, 62, 93, 96, 124, 186, 248} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 9, 12, 16, 18, 24, 27, 32, 36, 48, 54, 64, 72, 81, 96, 108, 128, 144, 162, 192, 216, 243} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 48, 50, 60, 64, 75, 80, 96, 100, 120, 128, 150, 160, 192, 200, 240} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- pipeline, unroll with factors 1, 128 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- pipeline, unroll with factors 1, 48 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- pipeline, unroll with factors 1, 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- pipeline, unroll with factors 1, 5 (Label F12) (LoopId 179)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- pipeline, unroll with factors 1, 5 (Label w1_2) (LoopId 182)
                                           +- pipeline, unroll with factors 1, 5 (Label w1_3) (LoopId 183)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 184)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 185)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 186)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- pipeline, unroll with factors 1, 128 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- pipeline, unroll with factors 1, 48 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- pipeline, unroll with factors 1, 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- pipeline, unroll with factors 1, 5 (Label F22) (LoopId 160)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- pipeline, unroll with factors 1, 5 (Label w2_2) (LoopId 163)
                                           +- pipeline, unroll with factors 1, 5 (Label w2_3) (LoopId 164)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 165)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 166)
                                        +- pipeline, unroll with factors 1, 5 (LoopId 167)
                                           +- pipeline, unroll with factors 1, 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- pipeline, unroll with factors 1, 3, 9, 27, unroll/pipeline with factors 3, 9 (LoopId 170)
                            
parallelismSelector::VERBO: FunctionPipeline is not applicable since at least one loop does not have full unroll setting available
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 32, 48, 62, 93, 96, 124, 186, 248} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 6, 8, 9, 12, 16, 18, 24, 27, 32, 36, 48, 54, 64, 72, 81, 96, 108, 128, 144, 162, 192, 216, 243} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 48, 50, 60, 64, 75, 80, 96, 100, 120, 128, 150, 160, 192, 200, 240} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 263
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=254
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=255
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=256
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=257
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=258
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=259
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=260
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=261
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=262
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=263
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=264
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 8, 12, 16, 24, 31, 48, 62, 93, 124, 186, 248, 372, 496, 744, 961} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, 48, 50, 60, 75, 80, 100, 120, 150, 200, 240, 300, 400, 600} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1, 3, 9, 27, 81, 243 complete} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1 complete, dim 1: cyclic 1 complete} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName inp_img) (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableName out_img) (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableName filter) (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableName bias) (VariableId 257)
                            Partition {dim 0: cyclic 1} (VariableName inp_image_local) (VariableId 258)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName inp_img_2D) (VariableId 259)
                            Partition {dim 0: cyclic 1} (VariableName filter_local) (VariableId 260)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName filter_2D) (VariableId 261)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName window_2D) (VariableId 262)
                            Partition {dim 0: cyclic 1} (VariableName conv_out) (VariableId 263)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName sh) (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableId 257)
                            Partition {dim 0: cyclic 1} (VariableId 258)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 259)
                            Partition {dim 0: cyclic 1} (VariableId 260)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 261)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 262)
                            Partition {dim 0: cyclic 1} (VariableId 263)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: conv2
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(15 F=264) (265->254)(266->258)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 265 is mapped to the object with value: 254
                             Object with value: 266 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: Analyzing Loop "L1_1" (LoopId 190):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 190 Label: L1_1
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F263_R2_Loop" (FunctionId 264):
parallelismSelector::VERBO:         LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 46130
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 190): 46130
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F263_R2_Loop
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 46131}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(16 F=265) (267->256)(268->260)(269->263)(270->258)(271->259)(272->261)(273->262)(274->264)(275->257)(276->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 267 is mapped to the object with value: 256
                             Object with value: 268 is mapped to the object with value: 260
                             Object with value: 269 is mapped to the object with value: 263
                             Object with value: 270 is mapped to the object with value: 258
                             Object with value: 271 is mapped to the object with value: 259
                             Object with value: 272 is mapped to the object with value: 261
                             Object with value: 273 is mapped to the object with value: 262
                             Object with value: 274 is mapped to the object with value: 264
                             Object with value: 275 is mapped to the object with value: 257
                             Object with value: 276 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "F1_1" (LoopId 173):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 173 Label: F1_1
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body8
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body20" (LoopId 174):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 174
parallelismSelector::VERBO:          - EndCycles: for.body20 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body20
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S12" (LoopId 177):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 177 Label: S12
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {31: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {31: 2}
parallelismSelector::VERBO:        - Critical path: for.body34
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {31: 0}, OwnedIIMem: {31: 0}, NestedIIMem: {31: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S11" (LoopId 176):
parallelismSelector::VERBO:         LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 31 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 177): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 176 Label: S11
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body31 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end48, for.body34, for.body31
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 15.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 15.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F12" (LoopId 179):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 179 Label: F12
parallelismSelector::VERBO:          - EndCycles: for.body59 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body59
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F11" (LoopId 178):
parallelismSelector::VERBO:         LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 179): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 178 Label: F11
parallelismSelector::VERBO:          - EndCycles: for.end73 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body59 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body55 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end73, for.body59, for.body55
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 2.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 2.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w1_3" (LoopId 183):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 183 Label: w1_3
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body89
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w1_2" (LoopId 182):
parallelismSelector::VERBO:         LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 183): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 182 Label: w1_2
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body86 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end105 -> {5: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 1}
parallelismSelector::VERBO:        - Critical path: for.body89, for.body86, for.end105
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body116" (LoopId 185):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 185
parallelismSelector::VERBO:          - EndCycles: for.body116 -> {5: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 5}
parallelismSelector::VERBO:        - Critical path: for.body116
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body112" (LoopId 184):
parallelismSelector::VERBO:         LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 4
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 185): 4
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 184
parallelismSelector::VERBO:          - EndCycles: for.body112 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end132 -> {5: 4}
parallelismSelector::VERBO:          - EndCycles: for.body116 -> {5: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 4}
parallelismSelector::VERBO:        - Critical path: for.body112, for.end132, for.body116
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body143" (LoopId 187):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 187
parallelismSelector::VERBO:          - EndCycles: for.body143 -> {5: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 6}
parallelismSelector::VERBO:        - Critical path: for.body143
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=32:0 -> 32:8 -> 32:0
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body139" (LoopId 186):
parallelismSelector::VERBO:         LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 21
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 187): 21
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 186
parallelismSelector::VERBO:          - EndCycles: for.body139 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body143 -> {5: 21}
parallelismSelector::VERBO:          - EndCycles: for.end151 -> {5: 21}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 21}
parallelismSelector::VERBO:        - Critical path: for.body139, for.body143, for.end151
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=30:0 -> 32:0 -> 32:8 -> 31:0 -> 30:0
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L6" (LoopId 181):
parallelismSelector::VERBO:         LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 182): 0
parallelismSelector::VERBO:         LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 184): 3
parallelismSelector::VERBO:         LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 186): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 181 Label: L6
parallelismSelector::VERBO:          - EndCycles: for.body82 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end154 -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: for.end132 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end135 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end108 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end105 -> {1: 0}
parallelismSelector::VERBO:          - EndCycles: for.end151 -> {1: 41}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 47}
parallelismSelector::VERBO:        - Critical path: for.body82, for.body139, for.body112, for.end154, for.end132, for.end135, for.end108, for.body86, for.end105, for.end151
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 38.5}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 37.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L5" (LoopId 180):
parallelismSelector::VERBO:         LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1100
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 181): 1100
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 180 Label: L5
parallelismSelector::VERBO:          - EndCycles: for.end167 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.end154 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.body79 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1100}
parallelismSelector::VERBO:        - Critical path: for.end167, for.body82, for.end154, for.body79
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "C1_1" (LoopId 175):
parallelismSelector::VERBO:         LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 497
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 176): 497
parallelismSelector::VERBO:         LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 16
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 178): 16
parallelismSelector::VERBO:         LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 29700
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 180): 29700
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 175 Label: C1_1
parallelismSelector::VERBO:          - EndCycles: for.end167 -> {1: 30214}
parallelismSelector::VERBO:          - EndCycles: for.end170 -> {1: 30215}
parallelismSelector::VERBO:          - EndCycles: for.end51 -> {1: 497}
parallelismSelector::VERBO:          - EndCycles: for.end73 -> {1: 513}
parallelismSelector::VERBO:          - EndCycles: for.body28 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end76 -> {1: 514}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 497}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 30215}
parallelismSelector::VERBO:        - Critical path: for.end167, for.end170, for.end51, for.end73, for.body28, for.end76, for.body55, for.end48, for.body31, for.body79
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body181" (LoopId 189):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 189
parallelismSelector::VERBO:          - EndCycles: if.end -> {27: 7}
parallelismSelector::VERBO:          - EndCycles: if.then -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.else -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: for.body181 -> {27: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {27: 7}
parallelismSelector::VERBO:        - Critical path: if.end, if.then, if.else, for.body181
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {27: 0}, OwnedIIMem: {27: 0}, NestedIIMem: {27: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "M1" (LoopId 188):
parallelismSelector::VERBO:         LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 27 Cycles: 6
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 189): 6
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 188 Label: M1
parallelismSelector::VERBO:          - EndCycles: for.body177 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: for.end206 -> {1: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: for.body177, if.end, for.end206, for.body181
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 54}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 54}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L4" (LoopId 172):
parallelismSelector::VERBO:         LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1202
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 173): 1202
parallelismSelector::VERBO:         LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 730
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 174): 730
parallelismSelector::VERBO:         LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 175): 1450320
parallelismSelector::VERBO:         LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1464
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 188): 1464
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 172 Label: L4
parallelismSelector::VERBO:          - EndCycles: for.end209 -> {1: 1453720}
parallelismSelector::VERBO:          - EndCycles: for.end170 -> {1: 1452253}
parallelismSelector::VERBO:          - EndCycles: for.body5 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.end206 -> {1: 1453719}
parallelismSelector::VERBO:          - EndCycles: for.body20 -> {1: 1932}
parallelismSelector::VERBO:          - EndCycles: for.end25 -> {1: 1933}
parallelismSelector::VERBO:          - EndCycles: for.end173 -> {1: 1452255}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1453720}
parallelismSelector::VERBO:        - Critical path: for.end209, for.body177, for.end170, for.body5, for.body28, for.end17, for.body8, for.end206, for.body20, for.end25, for.end173
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F263_R14_Loop" (FunctionId 265):
parallelismSelector::VERBO:         LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 172): 186076160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F263_R14_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end209 -> {1: 186076161}
parallelismSelector::VERBO:          - EndCycles: for.end212 -> {1: 186076161}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 186076161}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end209, for.end212, for.body5
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(17 F=266) (277->254)(278->258)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 277 is mapped to the object with value: 254
                             Object with value: 278 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: Analyzing Loop "L2_1" (LoopId 171):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 171 Label: L2_1
parallelismSelector::VERBO:          - EndCycles: for.body216 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body216
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F263_R226_Loop" (FunctionId 266):
parallelismSelector::VERBO:         LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 46130
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 171): 46130
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F263_R226_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end224 -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: for.body216 -> {1: 46131}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 46131}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end224, for.body216
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(18 F=267) (279->256)(280->260)(281->263)(282->258)(283->259)(284->261)(285->262)(286->264)(287->257)(288->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 279 is mapped to the object with value: 256
                             Object with value: 280 is mapped to the object with value: 260
                             Object with value: 281 is mapped to the object with value: 263
                             Object with value: 282 is mapped to the object with value: 258
                             Object with value: 283 is mapped to the object with value: 259
                             Object with value: 284 is mapped to the object with value: 261
                             Object with value: 285 is mapped to the object with value: 262
                             Object with value: 286 is mapped to the object with value: 264
                             Object with value: 287 is mapped to the object with value: 257
                             Object with value: 288 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "F2_1" (LoopId 154):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 154 Label: F2_1
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body232
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body247" (LoopId 155):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 155
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body247
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S22" (LoopId 158):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 158 Label: S22
parallelismSelector::VERBO:          - EndCycles: for.body264 -> {31: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {31: 2}
parallelismSelector::VERBO:        - Critical path: for.body264
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {31: 0}, OwnedIIMem: {31: 0}, NestedIIMem: {31: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S21" (LoopId 157):
parallelismSelector::VERBO:         LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 31 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 158): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 157 Label: S21
parallelismSelector::VERBO:          - EndCycles: for.end278 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body264 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body260 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end278, for.body264, for.body260
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 15.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 15.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F22" (LoopId 160):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 160 Label: F22
parallelismSelector::VERBO:          - EndCycles: for.body289 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body289
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F21" (LoopId 159):
parallelismSelector::VERBO:         LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 160): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 159 Label: F21
parallelismSelector::VERBO:          - EndCycles: for.body285 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end303 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body289 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body285, for.end303, for.body289
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 2.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 2.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w2_3" (LoopId 164):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 164 Label: w2_3
parallelismSelector::VERBO:          - EndCycles: for.body322 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body322
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w2_2" (LoopId 163):
parallelismSelector::VERBO:         LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 164): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 163 Label: w2_2
parallelismSelector::VERBO:          - EndCycles: for.body318 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end339 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body322 -> {5: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 1}
parallelismSelector::VERBO:        - Critical path: for.body318, for.end339, for.body322
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body350" (LoopId 166):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 166
parallelismSelector::VERBO:          - EndCycles: for.body350 -> {5: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 5}
parallelismSelector::VERBO:        - Critical path: for.body350
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body346" (LoopId 165):
parallelismSelector::VERBO:         LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 4
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 166): 4
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 165
parallelismSelector::VERBO:          - EndCycles: for.body346 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end366 -> {5: 4}
parallelismSelector::VERBO:          - EndCycles: for.body350 -> {5: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 4}
parallelismSelector::VERBO:        - Critical path: for.body346, for.end366, for.body350
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body377" (LoopId 168):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 168
parallelismSelector::VERBO:          - EndCycles: for.body377 -> {5: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 6}
parallelismSelector::VERBO:        - Critical path: for.body377
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=32:1 -> 32:8 -> 32:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body373" (LoopId 167):
parallelismSelector::VERBO:         LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 21
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 168): 21
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 167
parallelismSelector::VERBO:          - EndCycles: for.body373 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end385 -> {5: 21}
parallelismSelector::VERBO:          - EndCycles: for.body377 -> {5: 21}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 21}
parallelismSelector::VERBO:        - Critical path: for.body373, for.end385, for.body377
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=30:1 -> 32:1 -> 32:8 -> 31:0 -> 30:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L9" (LoopId 162):
parallelismSelector::VERBO:         LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 163): 0
parallelismSelector::VERBO:         LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 165): 3
parallelismSelector::VERBO:         LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 167): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 162 Label: L9
parallelismSelector::VERBO:          - EndCycles: for.body314 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end342 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end339 -> {1: 0}
parallelismSelector::VERBO:          - EndCycles: for.end369 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end366 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end388 -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: for.end385 -> {1: 41}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 47}
parallelismSelector::VERBO:        - Critical path: for.body314, for.end342, for.body318, for.end339, for.end369, for.body346, for.end366, for.end388, for.body373, for.end385
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 38.5}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 37.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L8" (LoopId 161):
parallelismSelector::VERBO:         LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1100
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 162): 1100
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 161 Label: L8
parallelismSelector::VERBO:          - EndCycles: for.body310 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end402 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.end388 -> {1: 1100}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1100}
parallelismSelector::VERBO:        - Critical path: for.body310, for.end402, for.body314, for.end388
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "C2_1" (LoopId 156):
parallelismSelector::VERBO:         LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 497
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 157): 497
parallelismSelector::VERBO:         LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 16
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 159): 16
parallelismSelector::VERBO:         LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 29700
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 161): 29700
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 156 Label: C2_1
parallelismSelector::VERBO:          - EndCycles: for.end278 -> {1: 497}
parallelismSelector::VERBO:          - EndCycles: for.end306 -> {1: 514}
parallelismSelector::VERBO:          - EndCycles: for.end303 -> {1: 513}
parallelismSelector::VERBO:          - EndCycles: for.end402 -> {1: 30214}
parallelismSelector::VERBO:          - EndCycles: for.body256 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end405 -> {1: 30215}
parallelismSelector::VERBO:          - EndCycles: for.end281 -> {1: 497}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 30215}
parallelismSelector::VERBO:        - Critical path: for.end278, for.end306, for.body285, for.end303, for.body310, for.end402, for.body256, for.end405, for.end281, for.body260
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body416" (LoopId 170):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 170
parallelismSelector::VERBO:          - EndCycles: for.body416 -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.end442 -> {27: 7}
parallelismSelector::VERBO:          - EndCycles: if.then426 -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.else434 -> {27: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {27: 7}
parallelismSelector::VERBO:        - Critical path: for.body416, if.end442, if.then426, if.else434
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {27: 0}, OwnedIIMem: {27: 0}, NestedIIMem: {27: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "M2" (LoopId 169):
parallelismSelector::VERBO:         LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 27 Cycles: 6
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 170): 6
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 169 Label: M2
parallelismSelector::VERBO:          - EndCycles: for.body412 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end445 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end442 -> {1: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: for.body412, for.end445, for.body416, if.end442
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 54}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 54}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L7" (LoopId 153):
parallelismSelector::VERBO:         LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1202
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 154): 1202
parallelismSelector::VERBO:         LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 730
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 155): 730
parallelismSelector::VERBO:         LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 156): 1450320
parallelismSelector::VERBO:         LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1464
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 169): 1464
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 153 Label: L7
parallelismSelector::VERBO:          - EndCycles: for.end448 -> {1: 1453720}
parallelismSelector::VERBO:          - EndCycles: for.body228 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end243 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.end252 -> {1: 1933}
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 1932}
parallelismSelector::VERBO:          - EndCycles: for.end408 -> {1: 1452255}
parallelismSelector::VERBO:          - EndCycles: for.end405 -> {1: 1452253}
parallelismSelector::VERBO:          - EndCycles: for.end445 -> {1: 1453719}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1453720}
parallelismSelector::VERBO:        - Critical path: for.end448, for.body228, for.end243, for.body232, for.end252, for.body247, for.end408, for.body256, for.end405, for.body412, for.end445
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F263_R238_Loop" (FunctionId 267):
parallelismSelector::VERBO:         LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 153): 186076160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F263_R238_Loop
parallelismSelector::VERBO:          - EndCycles: for.end448 -> {1: 186076161}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end451 -> {1: 186076161}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 186076161}
parallelismSelector::VERBO:        - Critical path: for.end448, newFuncRoot, for.end451, for.body228
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "conv2" (FunctionId 263):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z5conv2PfS_S_S_
parallelismSelector::VERBO:          - EndCycles: for.end451_iso74 -> {1: 372244589}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 186122295}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 46133}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 186168427}
parallelismSelector::VERBO:          - EndCycles: codeRepl3 -> {1: 372244589}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 372244589}
parallelismSelector::VERBO:        - Critical path: for.end451_iso74, codeRepl1, codeRepl, codeRepl2, codeRepl3, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 46130
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1202
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 730
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 497
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 4
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 39
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1100
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1100
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 29700
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 30215
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 6
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 54
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1464
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1453720
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 46130
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1202
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 730
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 497
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 4
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 39
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1100
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1100
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 29700
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 30215
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 6
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 54
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1464
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1453720
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z5conv2PfS_S_S_ : 263
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(15 F=264) (265->254)(266->258)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 265 is mapped to the object with value: 254
                             Object with value: 266 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F263_R2_Loop : 264
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 190
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {190: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(16 F=265) (267->256)(268->260)(269->263)(270->258)(271->259)(272->261)(273->262)(274->264)(275->257)(276->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 267 is mapped to the object with value: 256
                             Object with value: 268 is mapped to the object with value: 260
                             Object with value: 269 is mapped to the object with value: 263
                             Object with value: 270 is mapped to the object with value: 258
                             Object with value: 271 is mapped to the object with value: 259
                             Object with value: 272 is mapped to the object with value: 261
                             Object with value: 273 is mapped to the object with value: 262
                             Object with value: 274 is mapped to the object with value: 264
                             Object with value: 275 is mapped to the object with value: 257
                             Object with value: 276 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F263_R14_Loop : 265
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 172
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 173
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {173: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 174
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {174: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 175
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 176
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 177
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1612 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {177: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 177 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 178
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 179
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {179: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 179 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 472 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 180
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 181
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 182
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 183
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 183 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 184
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 185
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 185 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 186
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 187
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 187 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {183: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 182 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {185: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 184 LUTs: 332 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {187: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 186 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {181: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4340 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 181 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4380 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 176 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 178 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 180 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 7192 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 188
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 189
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 5292 FFs: 162 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 196 FFs: 6 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {189: 1}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 189 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Total unshareable area: LUTs: 6124 FFs: 162 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 72 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 173 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 174 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 175 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 188 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {172: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(17 F=266) (277->254)(278->258)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 277 is mapped to the object with value: 254
                             Object with value: 278 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F263_R226_Loop : 266
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 171
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {171: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(18 F=267) (279->256)(280->260)(281->263)(282->258)(283->259)(284->261)(285->262)(286->264)(287->257)(288->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 279 is mapped to the object with value: 256
                             Object with value: 280 is mapped to the object with value: 260
                             Object with value: 281 is mapped to the object with value: 263
                             Object with value: 282 is mapped to the object with value: 258
                             Object with value: 283 is mapped to the object with value: 259
                             Object with value: 284 is mapped to the object with value: 261
                             Object with value: 285 is mapped to the object with value: 262
                             Object with value: 286 is mapped to the object with value: 264
                             Object with value: 287 is mapped to the object with value: 257
                             Object with value: 288 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F263_R238_Loop : 267
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 153
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 154
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {154: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 155
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {155: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 156
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 157
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 158
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1612 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {158: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 158 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 159
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 160
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {160: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 160 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 472 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 161
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 162
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 163
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 164
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 164 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 165
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 166
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 166 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 167
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 168
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 168 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {164: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 163 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {166: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 165 LUTs: 332 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {168: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 167 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {162: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4340 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 162 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4380 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 157 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 159 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 161 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 7192 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 169
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 170
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 5292 FFs: 162 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 196 FFs: 6 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {170: 1}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 170 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Total unshareable area: LUTs: 6124 FFs: 162 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 72 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 154 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 155 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 156 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 169 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {153: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 258
parallelismSelector::VERBO:     Array bits: 1476096. Elements: 46128. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 81 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 259
parallelismSelector::VERBO:     Array bits: 30752. Elements: 961. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 260
parallelismSelector::VERBO:     Array bits: 38400. Elements: 1200. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 3 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 261
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 262
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 263
parallelismSelector::VERBO:     Array bits: 23328. Elements: 729. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 264
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 254)
                               +- Penalty on LoopId 171: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 190: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                               +- Penalty on LoopId 153: {1: lat/intv 53} (unroll: latency/interval)
                               +- Penalty on LoopId 169: {1: lat/intv 53} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 53} (unroll: latency/interval)
                               +- Penalty on LoopId 188: {1: lat/intv 53} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 256)
                               +- Penalty on LoopId 153: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 154: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 173: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 257)
                               +- Penalty on LoopId 153: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 258)
                               +- Penalty on LoopId 153: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 157: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 176: {1: lat/intv 15} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 259)
                               +- Penalty on LoopId 153: {1: lat/intv 27} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 27} (unroll: latency/interval)
                               +- Penalty on LoopId 157: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 161: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 162: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 27} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 27} (unroll: latency/interval)
                               +- Penalty on LoopId 176: {1: lat/intv 15} (unroll: latency/interval)
                               +- Penalty on LoopId 180: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 181: {1: lat/intv 12} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 260)
                               +- Penalty on LoopId 153: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 159: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 178: {1: lat/intv 2} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 261)
                               +- Penalty on LoopId 153: {1: lat/intv 14} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 14} (unroll: latency/interval)
                               +- Penalty on LoopId 159: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 161: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 162: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 14} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 14} (unroll: latency/interval)
                               +- Penalty on LoopId 178: {1: lat/intv 2} (unroll: latency/interval)
                               +- Penalty on LoopId 180: {1: lat/intv 12} (unroll: latency/interval)
                               +- Penalty on LoopId 181: {1: lat/intv 12} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 262)
                               +- Penalty on LoopId 153: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 161: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 162: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 180: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 181: {1: lat/intv 24} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 263)
                               +- Penalty on LoopId 153: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 155: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 161: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 162: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 174: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 180: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 181: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 264)
                               +- Penalty on LoopId 153: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 156: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 161: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 162: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 172: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 175: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 180: {1: lat/intv 24} (unroll: latency/interval)
                               +- Penalty on LoopId 181: {1: lat/intv 24} (unroll: latency/interval)
                            +- pipeline (LoopId 190 [L1_1]), min-max latency/interval: {pipeline: lat/intv 46130}
                               +- Access to VariableId 254: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 172 [L4]), min-max latency/interval: {unroll 1: lat/intv 186076160}
                               +- Access to VariableId 255: {1: lat/intv 53} (unroll: latency/interval)
                               +- Access to VariableId 256: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 257: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                               +- Access to VariableId 259: {1: lat/intv 27} (unroll: latency/interval)
                               +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                               +- Access to VariableId 261: {1: lat/intv 14} (unroll: latency/interval)
                               +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                               +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                               +- pipeline (LoopId 173 [F1_1]), min-max latency/interval: {pipeline: lat/intv 1202}
                                  +- Access to VariableId 256: {1: lat/intv 0} (unroll: latency/interval)
                               +- pipeline (LoopId 174), min-max latency/interval: {pipeline: lat/intv 730}
                                  +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 175 [C1_1]), min-max latency/interval: {unroll 1: lat/intv 1450320}
                                  +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                                  +- Access to VariableId 259: {1: lat/intv 27} (unroll: latency/interval)
                                  +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                                  +- Access to VariableId 261: {1: lat/intv 14} (unroll: latency/interval)
                                  +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                  +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                  +- pipeline (LoopId 176 [S11]), min-max latency/interval: {pipeline: lat/intv 497}
                                     +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                                     +- Access to VariableId 259: {1: lat/intv 15} (unroll: latency/interval)
                                     +- unroll with factors 31 (LoopId 177 [S12]), min-max latency/interval: {unroll 31: lat/intv 1}
                                  +- pipeline (LoopId 178 [F11]), min-max latency/interval: {pipeline: lat/intv 16}
                                     +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                                     +- Access to VariableId 261: {1: lat/intv 2} (unroll: latency/interval)
                                     +- unroll with factors 5 (LoopId 179 [F12]), min-max latency/interval: {unroll 5: lat/intv 1}
                                  +- unroll with factors 1 (LoopId 180 [L5]), min-max latency/interval: {unroll 1: lat/intv 29700}
                                     +- Access to VariableId 259: {1: lat/intv 12} (unroll: latency/interval)
                                     +- Access to VariableId 261: {1: lat/intv 12} (unroll: latency/interval)
                                     +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                     +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                     +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                     +- pipeline (LoopId 181 [L6]), min-max latency/interval: {pipeline: lat/intv 1100}
                                        +- Access to VariableId 259: {1: lat/intv 12} (unroll: latency/interval)
                                        +- Access to VariableId 261: {1: lat/intv 12} (unroll: latency/interval)
                                        +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                        +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                        +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                        +- unroll with factors 5 (LoopId 182 [w1_2]), min-max latency/interval: {unroll 5: lat/intv 0}
                                           +- unroll with factors 5 (LoopId 183 [w1_3]), min-max latency/interval: {unroll 5: lat/intv 1}
                                        +- unroll with factors 5 (LoopId 184), min-max latency/interval: {unroll 5: lat/intv 3}
                                           +- unroll with factors 5 (LoopId 185), min-max latency/interval: {unroll 5: lat/intv 4}
                                        +- unroll with factors 5 (LoopId 186), min-max latency/interval: {unroll 5: lat/intv 36}
                                           +- unroll with factors 5 (LoopId 187), min-max latency/interval: {unroll 5: lat/intv 21}
                               +- pipeline (LoopId 188 [M1]), min-max latency/interval: {pipeline: lat/intv 1464}
                                  +- Access to VariableId 255: {1: lat/intv 53} (unroll: latency/interval)
                                  +- unroll with factors 27 (LoopId 189), min-max latency/interval: {unroll 27: lat/intv 6}
                            +- pipeline (LoopId 171 [L2_1]), min-max latency/interval: {pipeline: lat/intv 46130}
                               +- Access to VariableId 254: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 153 [L7]), min-max latency/interval: {unroll 1: lat/intv 186076160}
                               +- Access to VariableId 255: {1: lat/intv 53} (unroll: latency/interval)
                               +- Access to VariableId 256: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 257: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                               +- Access to VariableId 259: {1: lat/intv 27} (unroll: latency/interval)
                               +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                               +- Access to VariableId 261: {1: lat/intv 14} (unroll: latency/interval)
                               +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                               +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                               +- pipeline (LoopId 154 [F2_1]), min-max latency/interval: {pipeline: lat/intv 1202}
                                  +- Access to VariableId 256: {1: lat/intv 0} (unroll: latency/interval)
                               +- pipeline (LoopId 155), min-max latency/interval: {pipeline: lat/intv 730}
                                  +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 156 [C2_1]), min-max latency/interval: {unroll 1: lat/intv 1450320}
                                  +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                                  +- Access to VariableId 259: {1: lat/intv 27} (unroll: latency/interval)
                                  +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                                  +- Access to VariableId 261: {1: lat/intv 14} (unroll: latency/interval)
                                  +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                  +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                  +- pipeline (LoopId 157 [S21]), min-max latency/interval: {pipeline: lat/intv 497}
                                     +- Access to VariableId 258: {1: lat/intv 15} (unroll: latency/interval)
                                     +- Access to VariableId 259: {1: lat/intv 15} (unroll: latency/interval)
                                     +- unroll with factors 31 (LoopId 158 [S22]), min-max latency/interval: {unroll 31: lat/intv 1}
                                  +- pipeline (LoopId 159 [F21]), min-max latency/interval: {pipeline: lat/intv 16}
                                     +- Access to VariableId 260: {1: lat/intv 2} (unroll: latency/interval)
                                     +- Access to VariableId 261: {1: lat/intv 2} (unroll: latency/interval)
                                     +- unroll with factors 5 (LoopId 160 [F22]), min-max latency/interval: {unroll 5: lat/intv 1}
                                  +- unroll with factors 1 (LoopId 161 [L8]), min-max latency/interval: {unroll 1: lat/intv 29700}
                                     +- Access to VariableId 259: {1: lat/intv 12} (unroll: latency/interval)
                                     +- Access to VariableId 261: {1: lat/intv 12} (unroll: latency/interval)
                                     +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                     +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                     +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                     +- pipeline (LoopId 162 [L9]), min-max latency/interval: {pipeline: lat/intv 1100}
                                        +- Access to VariableId 259: {1: lat/intv 12} (unroll: latency/interval)
                                        +- Access to VariableId 261: {1: lat/intv 12} (unroll: latency/interval)
                                        +- Access to VariableId 262: {1: lat/intv 24} (unroll: latency/interval)
                                        +- Access to VariableId 263: {1: lat/intv 0} (unroll: latency/interval)
                                        +- Access to VariableId 264: {1: lat/intv 24} (unroll: latency/interval)
                                        +- unroll with factors 5 (LoopId 163 [w2_2]), min-max latency/interval: {unroll 5: lat/intv 0}
                                           +- unroll with factors 5 (LoopId 164 [w2_3]), min-max latency/interval: {unroll 5: lat/intv 1}
                                        +- unroll with factors 5 (LoopId 165), min-max latency/interval: {unroll 5: lat/intv 3}
                                           +- unroll with factors 5 (LoopId 166), min-max latency/interval: {unroll 5: lat/intv 4}
                                        +- unroll with factors 5 (LoopId 167), min-max latency/interval: {unroll 5: lat/intv 36}
                                           +- unroll with factors 5 (LoopId 168), min-max latency/interval: {unroll 5: lat/intv 21}
                               +- pipeline (LoopId 169 [M2]), min-max latency/interval: {pipeline: lat/intv 1464}
                                  +- Access to VariableId 255: {1: lat/intv 53} (unroll: latency/interval)
                                  +- unroll with factors 27 (LoopId 170), min-max latency/interval: {unroll 27: lat/intv 6}
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 372244589 intv 372244590, min-max area:  LUTs: 29634 FFs: 4572 DSPs: 60 BRAMs: 88
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 29634, FFs: 4572, DSPs: 60, BRAMs: 88, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 29634, FFs: 4572, DSPs: 60, BRAMs: 88, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 254)
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                            Reshape {dim 0: cyclic 1} (VariableId 256)
                            Reshape {dim 0: cyclic 1} (VariableId 257)
                            Partition {dim 0: cyclic 1} (VariableId 258)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 259)
                            Partition {dim 0: cyclic 1} (VariableId 260)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 261)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 262)
                            Partition {dim 0: cyclic 1} (VariableId 263)
                            Partition {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 264)
                            +- pipeline (Label L1_1) (LoopId 190)
                            +- unroll with factors 1 (Label L4) (LoopId 172)
                               +- pipeline (Label F1_1) (LoopId 173)
                               +- pipeline (LoopId 174)
                               +- unroll with factors 1 (Label C1_1) (LoopId 175)
                                  +- pipeline (Label S11) (LoopId 176)
                                     +- unroll with factors 31 (Label S12) (LoopId 177)
                                  +- pipeline (Label F11) (LoopId 178)
                                     +- unroll with factors 5 (Label F12) (LoopId 179)
                                  +- unroll with factors 1 (Label L5) (LoopId 180)
                                     +- pipeline (Label L6) (LoopId 181)
                                        +- unroll with factors 5 (Label w1_2) (LoopId 182)
                                           +- unroll with factors 5 (Label w1_3) (LoopId 183)
                                        +- unroll with factors 5 (LoopId 184)
                                           +- unroll with factors 5 (LoopId 185)
                                        +- unroll with factors 5 (LoopId 186)
                                           +- unroll with factors 5 (LoopId 187)
                               +- pipeline (Label M1) (LoopId 188)
                                  +- unroll with factors 27 (LoopId 189)
                            +- pipeline (Label L2_1) (LoopId 171)
                            +- unroll with factors 1 (Label L7) (LoopId 153)
                               +- pipeline (Label F2_1) (LoopId 154)
                               +- pipeline (LoopId 155)
                               +- unroll with factors 1 (Label C2_1) (LoopId 156)
                                  +- pipeline (Label S21) (LoopId 157)
                                     +- unroll with factors 31 (Label S22) (LoopId 158)
                                  +- pipeline (Label F21) (LoopId 159)
                                     +- unroll with factors 5 (Label F22) (LoopId 160)
                                  +- unroll with factors 1 (Label L8) (LoopId 161)
                                     +- pipeline (Label L9) (LoopId 162)
                                        +- unroll with factors 5 (Label w2_2) (LoopId 163)
                                           +- unroll with factors 5 (Label w2_3) (LoopId 164)
                                        +- unroll with factors 5 (LoopId 165)
                                           +- unroll with factors 5 (LoopId 166)
                                        +- unroll with factors 5 (LoopId 167)
                                           +- unroll with factors 5 (LoopId 168)
                               +- pipeline (Label M2) (LoopId 169)
                                  +- unroll with factors 27 (LoopId 170)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: conv2
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(15 F=264) (265->254)(266->258)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 265 is mapped to the object with value: 254
                             Object with value: 266 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: Analyzing Loop "L1_1" (LoopId 190):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 190 Label: L1_1
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F263_R2_Loop" (FunctionId 264):
parallelismSelector::VERBO:         LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 46130
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 190): 46130
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F263_R2_Loop
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 46131}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(16 F=265) (267->256)(268->260)(269->263)(270->258)(271->259)(272->261)(273->262)(274->264)(275->257)(276->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 267 is mapped to the object with value: 256
                             Object with value: 268 is mapped to the object with value: 260
                             Object with value: 269 is mapped to the object with value: 263
                             Object with value: 270 is mapped to the object with value: 258
                             Object with value: 271 is mapped to the object with value: 259
                             Object with value: 272 is mapped to the object with value: 261
                             Object with value: 273 is mapped to the object with value: 262
                             Object with value: 274 is mapped to the object with value: 264
                             Object with value: 275 is mapped to the object with value: 257
                             Object with value: 276 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "F1_1" (LoopId 173):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 173 Label: F1_1
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body8
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body20" (LoopId 174):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 174
parallelismSelector::VERBO:          - EndCycles: for.body20 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body20
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S12" (LoopId 177):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 177 Label: S12
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {31: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {31: 2}
parallelismSelector::VERBO:        - Critical path: for.body34
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {31: 0}, OwnedIIMem: {31: 0}, NestedIIMem: {31: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S11" (LoopId 176):
parallelismSelector::VERBO:         LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 31 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 177): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 176 Label: S11
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body31 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end48, for.body34, for.body31
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 15.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 15.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F12" (LoopId 179):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 179 Label: F12
parallelismSelector::VERBO:          - EndCycles: for.body59 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body59
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F11" (LoopId 178):
parallelismSelector::VERBO:         LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 179): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 178 Label: F11
parallelismSelector::VERBO:          - EndCycles: for.end73 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body59 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body55 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end73, for.body59, for.body55
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 2.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 2.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w1_3" (LoopId 183):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 183 Label: w1_3
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body89
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w1_2" (LoopId 182):
parallelismSelector::VERBO:         LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 183): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 182 Label: w1_2
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body86 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end105 -> {5: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 1}
parallelismSelector::VERBO:        - Critical path: for.body89, for.body86, for.end105
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body116" (LoopId 185):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 185
parallelismSelector::VERBO:          - EndCycles: for.body116 -> {5: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 5}
parallelismSelector::VERBO:        - Critical path: for.body116
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body112" (LoopId 184):
parallelismSelector::VERBO:         LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 4
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 185): 4
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 184
parallelismSelector::VERBO:          - EndCycles: for.body112 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end132 -> {5: 4}
parallelismSelector::VERBO:          - EndCycles: for.body116 -> {5: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 4}
parallelismSelector::VERBO:        - Critical path: for.body112, for.end132, for.body116
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body143" (LoopId 187):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 187
parallelismSelector::VERBO:          - EndCycles: for.body143 -> {5: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 6}
parallelismSelector::VERBO:        - Critical path: for.body143
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=32:0 -> 32:8 -> 32:0
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body139" (LoopId 186):
parallelismSelector::VERBO:         LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 21
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 187): 21
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 186
parallelismSelector::VERBO:          - EndCycles: for.body139 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body143 -> {5: 21}
parallelismSelector::VERBO:          - EndCycles: for.end151 -> {5: 21}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 21}
parallelismSelector::VERBO:        - Critical path: for.body139, for.body143, for.end151
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=30:0 -> 32:0 -> 32:8 -> 31:0 -> 30:0
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L6" (LoopId 181):
parallelismSelector::VERBO:         LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 182): 0
parallelismSelector::VERBO:         LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 184): 3
parallelismSelector::VERBO:         LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 186): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 181 Label: L6
parallelismSelector::VERBO:          - EndCycles: for.body82 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end154 -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: for.end132 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end135 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end108 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end105 -> {1: 0}
parallelismSelector::VERBO:          - EndCycles: for.end151 -> {1: 41}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 47}
parallelismSelector::VERBO:        - Critical path: for.body82, for.body139, for.body112, for.end154, for.end132, for.end135, for.end108, for.body86, for.end105, for.end151
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 38.5}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 37.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L5" (LoopId 180):
parallelismSelector::VERBO:         LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1100
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 181): 1100
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 180 Label: L5
parallelismSelector::VERBO:          - EndCycles: for.end167 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.end154 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.body79 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1100}
parallelismSelector::VERBO:        - Critical path: for.end167, for.body82, for.end154, for.body79
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "C1_1" (LoopId 175):
parallelismSelector::VERBO:         LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 497
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 176): 497
parallelismSelector::VERBO:         LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 16
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 178): 16
parallelismSelector::VERBO:         LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 29700
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 180): 29700
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 175 Label: C1_1
parallelismSelector::VERBO:          - EndCycles: for.end167 -> {1: 30214}
parallelismSelector::VERBO:          - EndCycles: for.end170 -> {1: 30215}
parallelismSelector::VERBO:          - EndCycles: for.end51 -> {1: 497}
parallelismSelector::VERBO:          - EndCycles: for.end73 -> {1: 513}
parallelismSelector::VERBO:          - EndCycles: for.body28 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end76 -> {1: 514}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 497}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 30215}
parallelismSelector::VERBO:        - Critical path: for.end167, for.end170, for.end51, for.end73, for.body28, for.end76, for.body55, for.end48, for.body31, for.body79
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body181" (LoopId 189):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 189
parallelismSelector::VERBO:          - EndCycles: if.end -> {27: 7}
parallelismSelector::VERBO:          - EndCycles: if.then -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.else -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: for.body181 -> {27: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {27: 7}
parallelismSelector::VERBO:        - Critical path: if.end, if.then, if.else, for.body181
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {27: 0}, OwnedIIMem: {27: 0}, NestedIIMem: {27: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "M1" (LoopId 188):
parallelismSelector::VERBO:         LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 27 Cycles: 6
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 189): 6
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 188 Label: M1
parallelismSelector::VERBO:          - EndCycles: for.body177 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: for.end206 -> {1: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: for.body177, if.end, for.end206, for.body181
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 54}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 54}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L4" (LoopId 172):
parallelismSelector::VERBO:         LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1202
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 173): 1202
parallelismSelector::VERBO:         LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 730
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 174): 730
parallelismSelector::VERBO:         LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 175): 1450320
parallelismSelector::VERBO:         LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1464
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 188): 1464
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 172 Label: L4
parallelismSelector::VERBO:          - EndCycles: for.end209 -> {1: 1453720}
parallelismSelector::VERBO:          - EndCycles: for.end170 -> {1: 1452253}
parallelismSelector::VERBO:          - EndCycles: for.body5 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.end206 -> {1: 1453719}
parallelismSelector::VERBO:          - EndCycles: for.body20 -> {1: 1932}
parallelismSelector::VERBO:          - EndCycles: for.end25 -> {1: 1933}
parallelismSelector::VERBO:          - EndCycles: for.end173 -> {1: 1452255}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1453720}
parallelismSelector::VERBO:        - Critical path: for.end209, for.body177, for.end170, for.body5, for.body28, for.end17, for.body8, for.end206, for.body20, for.end25, for.end173
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F263_R14_Loop" (FunctionId 265):
parallelismSelector::VERBO:         LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 172): 186076160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F263_R14_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end209 -> {1: 186076161}
parallelismSelector::VERBO:          - EndCycles: for.end212 -> {1: 186076161}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 186076161}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end209, for.end212, for.body5
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(17 F=266) (277->254)(278->258)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 277 is mapped to the object with value: 254
                             Object with value: 278 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: Analyzing Loop "L2_1" (LoopId 171):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 171 Label: L2_1
parallelismSelector::VERBO:          - EndCycles: for.body216 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body216
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F263_R226_Loop" (FunctionId 266):
parallelismSelector::VERBO:         LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 46130
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 171): 46130
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F263_R226_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end224 -> {1: 46131}
parallelismSelector::VERBO:          - EndCycles: for.body216 -> {1: 46131}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 46131}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end224, for.body216
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(18 F=267) (279->256)(280->260)(281->263)(282->258)(283->259)(284->261)(285->262)(286->264)(287->257)(288->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 279 is mapped to the object with value: 256
                             Object with value: 280 is mapped to the object with value: 260
                             Object with value: 281 is mapped to the object with value: 263
                             Object with value: 282 is mapped to the object with value: 258
                             Object with value: 283 is mapped to the object with value: 259
                             Object with value: 284 is mapped to the object with value: 261
                             Object with value: 285 is mapped to the object with value: 262
                             Object with value: 286 is mapped to the object with value: 264
                             Object with value: 287 is mapped to the object with value: 257
                             Object with value: 288 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "F2_1" (LoopId 154):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 154 Label: F2_1
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body232
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body247" (LoopId 155):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 155
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body247
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S22" (LoopId 158):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 158 Label: S22
parallelismSelector::VERBO:          - EndCycles: for.body264 -> {31: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {31: 2}
parallelismSelector::VERBO:        - Critical path: for.body264
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {31: 0}, OwnedIIMem: {31: 0}, NestedIIMem: {31: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "S21" (LoopId 157):
parallelismSelector::VERBO:         LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 31 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 158): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 157 Label: S21
parallelismSelector::VERBO:          - EndCycles: for.end278 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body264 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body260 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.end278, for.body264, for.body260
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 15.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 15.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F22" (LoopId 160):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 160 Label: F22
parallelismSelector::VERBO:          - EndCycles: for.body289 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body289
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "F21" (LoopId 159):
parallelismSelector::VERBO:         LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 160): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 159 Label: F21
parallelismSelector::VERBO:          - EndCycles: for.body285 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end303 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body289 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body285, for.end303, for.body289
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 2.5}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 2.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w2_3" (LoopId 164):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 164 Label: w2_3
parallelismSelector::VERBO:          - EndCycles: for.body322 -> {5: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 2}
parallelismSelector::VERBO:        - Critical path: for.body322
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "w2_2" (LoopId 163):
parallelismSelector::VERBO:         LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 1
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 164): 1
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 163 Label: w2_2
parallelismSelector::VERBO:          - EndCycles: for.body318 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end339 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.body322 -> {5: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 1}
parallelismSelector::VERBO:        - Critical path: for.body318, for.end339, for.body322
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body350" (LoopId 166):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 166
parallelismSelector::VERBO:          - EndCycles: for.body350 -> {5: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 5}
parallelismSelector::VERBO:        - Critical path: for.body350
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body346" (LoopId 165):
parallelismSelector::VERBO:         LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 4
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 166): 4
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 165
parallelismSelector::VERBO:          - EndCycles: for.body346 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end366 -> {5: 4}
parallelismSelector::VERBO:          - EndCycles: for.body350 -> {5: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 4}
parallelismSelector::VERBO:        - Critical path: for.body346, for.end366, for.body350
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body377" (LoopId 168):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 168
parallelismSelector::VERBO:          - EndCycles: for.body377 -> {5: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 6}
parallelismSelector::VERBO:        - Critical path: for.body377
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=32:1 -> 32:8 -> 32:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body373" (LoopId 167):
parallelismSelector::VERBO:         LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 21
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 168): 21
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 167
parallelismSelector::VERBO:          - EndCycles: for.body373 -> {5: 1}
parallelismSelector::VERBO:          - EndCycles: for.end385 -> {5: 21}
parallelismSelector::VERBO:          - EndCycles: for.body377 -> {5: 21}
parallelismSelector::VERBO:        - MaxEndCycle: {5: 21}
parallelismSelector::VERBO:        - Critical path: for.body373, for.end385, for.body377
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=30:1 -> 32:1 -> 32:8 -> 31:0 -> 30:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {5: 0}, OwnedIIMem: {5: 0}, NestedIIMem: {5: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L9" (LoopId 162):
parallelismSelector::VERBO:         LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 163): 0
parallelismSelector::VERBO:         LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 5 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 165): 3
parallelismSelector::VERBO:         LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 5 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 167): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 162 Label: L9
parallelismSelector::VERBO:          - EndCycles: for.body314 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end342 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end339 -> {1: 0}
parallelismSelector::VERBO:          - EndCycles: for.end369 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end366 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end388 -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: for.end385 -> {1: 41}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 47}
parallelismSelector::VERBO:        - Critical path: for.body314, for.end342, for.body318, for.end339, for.end369, for.body346, for.end366, for.end388, for.body373, for.end385
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 38.5}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 37.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L8" (LoopId 161):
parallelismSelector::VERBO:         LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1100
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 162): 1100
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 161 Label: L8
parallelismSelector::VERBO:          - EndCycles: for.body310 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end402 -> {1: 1100}
parallelismSelector::VERBO:          - EndCycles: for.end388 -> {1: 1100}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1100}
parallelismSelector::VERBO:        - Critical path: for.body310, for.end402, for.body314, for.end388
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "C2_1" (LoopId 156):
parallelismSelector::VERBO:         LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 497
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 157): 497
parallelismSelector::VERBO:         LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 16
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 159): 16
parallelismSelector::VERBO:         LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 29700
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 161): 29700
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 156 Label: C2_1
parallelismSelector::VERBO:          - EndCycles: for.end278 -> {1: 497}
parallelismSelector::VERBO:          - EndCycles: for.end306 -> {1: 514}
parallelismSelector::VERBO:          - EndCycles: for.end303 -> {1: 513}
parallelismSelector::VERBO:          - EndCycles: for.end402 -> {1: 30214}
parallelismSelector::VERBO:          - EndCycles: for.body256 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end405 -> {1: 30215}
parallelismSelector::VERBO:          - EndCycles: for.end281 -> {1: 497}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 30215}
parallelismSelector::VERBO:        - Critical path: for.end278, for.end306, for.body285, for.end303, for.body310, for.end402, for.body256, for.end405, for.end281, for.body260
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body416" (LoopId 170):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 170
parallelismSelector::VERBO:          - EndCycles: for.body416 -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.end442 -> {27: 7}
parallelismSelector::VERBO:          - EndCycles: if.then426 -> {27: 6}
parallelismSelector::VERBO:          - EndCycles: if.else434 -> {27: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {27: 7}
parallelismSelector::VERBO:        - Critical path: for.body416, if.end442, if.then426, if.else434
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {27: 0}, OwnedIIMem: {27: 0}, NestedIIMem: {27: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "M2" (LoopId 169):
parallelismSelector::VERBO:         LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 27 Cycles: 6
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 170): 6
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 169 Label: M2
parallelismSelector::VERBO:          - EndCycles: for.body412 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end445 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end442 -> {1: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6}
parallelismSelector::VERBO:        - Critical path: for.body412, for.end445, for.body416, if.end442
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 54}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 54}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "L7" (LoopId 153):
parallelismSelector::VERBO:         LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1202
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 154): 1202
parallelismSelector::VERBO:         LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 730
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 155): 730
parallelismSelector::VERBO:         LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 156): 1450320
parallelismSelector::VERBO:         LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1464
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 169): 1464
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 153 Label: L7
parallelismSelector::VERBO:          - EndCycles: for.end448 -> {1: 1453720}
parallelismSelector::VERBO:          - EndCycles: for.body228 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end243 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {1: 1202}
parallelismSelector::VERBO:          - EndCycles: for.end252 -> {1: 1933}
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 1932}
parallelismSelector::VERBO:          - EndCycles: for.end408 -> {1: 1452255}
parallelismSelector::VERBO:          - EndCycles: for.end405 -> {1: 1452253}
parallelismSelector::VERBO:          - EndCycles: for.end445 -> {1: 1453719}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1453720}
parallelismSelector::VERBO:        - Critical path: for.end448, for.body228, for.end243, for.body232, for.end252, for.body247, for.end408, for.body256, for.end405, for.body412, for.end445
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=29:5 -> 29:6 -> 29:7 -> 29:5
parallelismSelector::VERBO:       distance=6
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F263_R238_Loop" (FunctionId 267):
parallelismSelector::VERBO:         LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:         	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 153): 186076160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F263_R238_Loop
parallelismSelector::VERBO:          - EndCycles: for.end448 -> {1: 186076161}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end451 -> {1: 186076161}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 186076161}
parallelismSelector::VERBO:        - Critical path: for.end448, newFuncRoot, for.end451, for.body228
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "conv2" (FunctionId 263):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z5conv2PfS_S_S_
parallelismSelector::VERBO:          - EndCycles: for.end451_iso74 -> {1: 372244589}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 186122295}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 46133}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 186168427}
parallelismSelector::VERBO:          - EndCycles: codeRepl3 -> {1: 372244589}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 372244589}
parallelismSelector::VERBO:        - Critical path: for.end451_iso74, codeRepl1, codeRepl, codeRepl2, codeRepl3, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 190, Label: L1_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 46130
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 173, Label: F1_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1202
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 174, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 730
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 177, Label: S12, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 176, Label: S11, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 497
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 179, Label: F12, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 178, Label: F11, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 183, Label: w1_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 182, Label: w1_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 185, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 4
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 184, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 187, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 186, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 39
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 181, Label: L6, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1100
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1100
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 180, Label: L5, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 29700
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 30215
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 175, Label: C1_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 189, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 6
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 54
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 188, Label: M1, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1464
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1453720
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 172, Label: L4, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 171, Label: L2_1, TC: 46128, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 46130
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 154, Label: F2_1, TC: 1200, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1202
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 155, TC: 729, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 730
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 158, Label: S22, TC: 31, IL: {31: 2}, IIMem: {31: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 31 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 157, Label: S21, TC: 31, IL: {1: 1}, IIMem: {1: 15.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 497
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 160, Label: F22, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 159, Label: F21, TC: 5, IL: {1: 1}, IIMem: {1: 2.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 16
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 164, Label: w2_3, TC: 5, IL: {5: 2}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 163, Label: w2_2, TC: 5, IL: {5: 1}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 166, TC: 5, IL: {5: 5}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 4
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 165, TC: 5, IL: {5: 4}, IIMem: {5: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 5 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 168, TC: 5, IL: {5: 6}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 21
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 167, TC: 5, IL: {5: 21}, IIMem: {5: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 5 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 39
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 162, Label: L9, TC: 27, IL: {1: 47}, IIMem: {1: 38.5}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1100
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1100
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 161, Label: L8, TC: 27, IL: {1: 1100}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 29700
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 30215
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 156, Label: C2_1, TC: 48, IL: {1: 30215}, IIMem: {1: 0}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1450320
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 170, TC: 27, IL: {27: 7}, IIMem: {27: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 27 Cycles: 6
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 54
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 169, Label: M2, TC: 27, IL: {1: 6}, IIMem: {1: 54}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1464
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 1453720
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 153, Label: L7, TC: 128, IL: {1: 1453720}, IIMem: {1: 1}, IIDep 6
parallelismSelector::VERBO:     	unroll 1 Cycles: 186076160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z5conv2PfS_S_S_ : 263
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(15 F=264) (265->254)(266->258)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 265 is mapped to the object with value: 254
                             Object with value: 266 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F263_R2_Loop : 264
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 190
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {190: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(16 F=265) (267->256)(268->260)(269->263)(270->258)(271->259)(272->261)(273->262)(274->264)(275->257)(276->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 267 is mapped to the object with value: 256
                             Object with value: 268 is mapped to the object with value: 260
                             Object with value: 269 is mapped to the object with value: 263
                             Object with value: 270 is mapped to the object with value: 258
                             Object with value: 271 is mapped to the object with value: 259
                             Object with value: 272 is mapped to the object with value: 261
                             Object with value: 273 is mapped to the object with value: 262
                             Object with value: 274 is mapped to the object with value: 264
                             Object with value: 275 is mapped to the object with value: 257
                             Object with value: 276 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F263_R14_Loop : 265
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 172
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 173
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {173: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 174
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {174: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 175
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 176
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 177
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1612 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {177: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 177 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 178
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 179
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {179: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 179 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 472 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 180
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 181
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 182
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 183
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 183 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 184
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 185
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 185 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 186
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 187
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 187 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {183: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 182 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {185: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 184 LUTs: 332 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {187: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 186 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {181: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4340 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 181 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4380 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 176 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 178 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 180 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 7192 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 188
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 189
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 5292 FFs: 162 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 196 FFs: 6 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {189: 1}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 189 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Total unshareable area: LUTs: 6124 FFs: 162 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 72 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 173 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 174 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 175 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 188 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {172: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(17 F=266) (277->254)(278->258)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 277 is mapped to the object with value: 254
                             Object with value: 278 is mapped to the object with value: 258
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F263_R226_Loop : 266
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 171
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {171: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 72 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(18 F=267) (279->256)(280->260)(281->263)(282->258)(283->259)(284->261)(285->262)(286->264)(287->257)(288->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 279 is mapped to the object with value: 256
                             Object with value: 280 is mapped to the object with value: 260
                             Object with value: 281 is mapped to the object with value: 263
                             Object with value: 282 is mapped to the object with value: 258
                             Object with value: 283 is mapped to the object with value: 259
                             Object with value: 284 is mapped to the object with value: 261
                             Object with value: 285 is mapped to the object with value: 262
                             Object with value: 286 is mapped to the object with value: 264
                             Object with value: 287 is mapped to the object with value: 257
                             Object with value: 288 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F263_R238_Loop : 267
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 153
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 154
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {154: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 155
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {155: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 156
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 157
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 158
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1612 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {158: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 158 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 159
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 160
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {160: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 160 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 472 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 161
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 162
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 163
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 164
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 164 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 165
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 166
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 166 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 166 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 167
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 168
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 100 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 168 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 600 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {164: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 163 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {166: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 165 LUTs: 332 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {168: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 167 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {162: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4340 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 84 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 162 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 4380 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 157 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 159 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 161 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0 Total unshareable area: LUTs: 7192 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 169
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 170
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 5292 FFs: 162 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 196 FFs: 6 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {170: 1}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 170 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0 Total unshareable area: LUTs: 6124 FFs: 162 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 72 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 154 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 155 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 156 LUTs: 806 FFs: 714 DSPs: 10 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 169 LUTs: 237 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {153: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1043 FFs: 924 DSPs: 12 BRAMs: 0 Total unshareable area: LUTs: 13552 FFs: 162 DSPs: 18 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 258
parallelismSelector::VERBO:     Array bits: 1476096. Elements: 46128. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 81 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 259
parallelismSelector::VERBO:     Array bits: 30752. Elements: 961. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 260
parallelismSelector::VERBO:     Array bits: 38400. Elements: 1200. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 3 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 261
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 262
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 263
parallelismSelector::VERBO:     Array bits: 23328. Elements: 729. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 264
parallelismSelector::VERBO:     Array bits: 800. Elements: 25. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 100 LUTs and 800 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 153:
parallelismSelector::VERBO:     Circuit: { i177 add399  }, Cycles: 6
parallelismSelector::VERBO:     Trip count: 128 - 128
parallelismSelector::VERBO:     II: 1453720 - 1453720
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 154:
parallelismSelector::VERBO:     Variable with Id 280 (filter_local):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 1200 - 1200
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 155:
parallelismSelector::VERBO:     Variable with Id 281 (conv_out):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 729 - 729
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 156:
parallelismSelector::VERBO:     Circuit: { i177 add399  }, Cycles: 6
parallelismSelector::VERBO:     Trip count: 48 - 48
parallelismSelector::VERBO:     II: 30215 - 30215
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 157:
parallelismSelector::VERBO:     Variable with Id 282 (inp_image_local):
parallelismSelector::VERBO:         II mem: 16 - 16
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 31 - 31
parallelismSelector::VERBO:     Variable with Id 283 (inp_img_2D):
parallelismSelector::VERBO:         II mem: 16 - 16
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 31 - 31
parallelismSelector::VERBO:     Trip count: 31 - 31
parallelismSelector::VERBO:     II: 16 - 16
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 158:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 159:
parallelismSelector::VERBO:     Variable with Id 280 (filter_local):
parallelismSelector::VERBO:         II mem: 3 - 3
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 5 - 5
parallelismSelector::VERBO:     Variable with Id 284 (filter_2D):
parallelismSelector::VERBO:         II mem: 3 - 3
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 5 - 5
parallelismSelector::VERBO:     Trip count: 5 - 5
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 160:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 161:
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 1100 - 1100
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 162:
parallelismSelector::VERBO:     Variable with Id 281 (conv_out):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 283 (inp_img_2D):
parallelismSelector::VERBO:         II mem: 13 - 13
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 25 - 25
parallelismSelector::VERBO:     Variable with Id 284 (filter_2D):
parallelismSelector::VERBO:         II mem: 13 - 13
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 25 - 25
parallelismSelector::VERBO:     Variable with Id 285 (window_2D):
parallelismSelector::VERBO:         II mem: 25 - 25
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 50 - 50
parallelismSelector::VERBO:     Variable with Id 286 (sh):
parallelismSelector::VERBO:         II mem: 25 - 25
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 50 - 50
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 39 - 39
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 163:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 164:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 165:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 166:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 167:
parallelismSelector::VERBO:     Circuit: { lm.218 lm.316 add382 add382.lcssa }, Cycles: 4
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 36 - 36
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 168:
parallelismSelector::VERBO:     Circuit: { lm.316 add382 }, Cycles: 4
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 21 - 21
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 169:
parallelismSelector::VERBO:     Variable with Id 281 (conv_out):
parallelismSelector::VERBO:         II mem: 14 - 14
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 27 - 27
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 54 - 54
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 170:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 171:
parallelismSelector::VERBO:     Variable with Id 278 (inp_image_local):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 46128 - 46128
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 172:
parallelismSelector::VERBO:     Circuit: { i75 add164  }, Cycles: 6
parallelismSelector::VERBO:     Trip count: 128 - 128
parallelismSelector::VERBO:     II: 1453720 - 1453720
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 173:
parallelismSelector::VERBO:     Variable with Id 268 (filter_local):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 1200 - 1200
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 174:
parallelismSelector::VERBO:     Variable with Id 269 (conv_out):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 729 - 729
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 175:
parallelismSelector::VERBO:     Circuit: { i75 add164  }, Cycles: 6
parallelismSelector::VERBO:     Trip count: 48 - 48
parallelismSelector::VERBO:     II: 30215 - 30215
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 176:
parallelismSelector::VERBO:     Variable with Id 270 (inp_image_local):
parallelismSelector::VERBO:         II mem: 16 - 16
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 31 - 31
parallelismSelector::VERBO:     Variable with Id 271 (inp_img_2D):
parallelismSelector::VERBO:         II mem: 16 - 16
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 31 - 31
parallelismSelector::VERBO:     Trip count: 31 - 31
parallelismSelector::VERBO:     II: 16 - 16
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 177:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 178:
parallelismSelector::VERBO:     Variable with Id 268 (filter_local):
parallelismSelector::VERBO:         II mem: 3 - 3
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 5 - 5
parallelismSelector::VERBO:     Variable with Id 272 (filter_2D):
parallelismSelector::VERBO:         II mem: 3 - 3
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 5 - 5
parallelismSelector::VERBO:     Trip count: 5 - 5
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 179:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 180:
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 1100 - 1100
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 181:
parallelismSelector::VERBO:     Variable with Id 269 (conv_out):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 271 (inp_img_2D):
parallelismSelector::VERBO:         II mem: 13 - 13
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 25 - 25
parallelismSelector::VERBO:     Variable with Id 272 (filter_2D):
parallelismSelector::VERBO:         II mem: 13 - 13
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 25 - 25
parallelismSelector::VERBO:     Variable with Id 273 (window_2D):
parallelismSelector::VERBO:         II mem: 25 - 25
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 50 - 50
parallelismSelector::VERBO:     Variable with Id 274 (sh):
parallelismSelector::VERBO:         II mem: 25 - 25
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 50 - 50
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 39 - 39
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 182:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 183:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 184:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 185:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 186:
parallelismSelector::VERBO:     Circuit: { lm.019 lm.117 add148 add148.lcssa }, Cycles: 4
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 36 - 36
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 187:
parallelismSelector::VERBO:     Circuit: { lm.117 add148 }, Cycles: 4
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 21 - 21
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 188:
parallelismSelector::VERBO:     Variable with Id 269 (conv_out):
parallelismSelector::VERBO:         II mem: 14 - 14
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 27 - 27
parallelismSelector::VERBO:     Trip count: 27 - 27
parallelismSelector::VERBO:     II: 54 - 54
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 189:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 190:
parallelismSelector::VERBO:     Variable with Id 266 (inp_image_local):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 46128 - 46128
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 263:
parallelismSelector::VERBO:     Interval: 372244590 - 372244590
                                Latency: 372244589 - 372244589
parallelismSelector::VERBO: Function with Id 264:
parallelismSelector::VERBO:     Interval: 46132 - 46132
                                Latency: 46131 - 46131
parallelismSelector::VERBO: Function with Id 265:
parallelismSelector::VERBO:     Interval: 186076162 - 186076162
                                Latency: 186076161 - 186076161
parallelismSelector::VERBO: Function with Id 266:
parallelismSelector::VERBO:     Interval: 46132 - 46132
                                Latency: 46131 - 46131
parallelismSelector::VERBO: Function with Id 267:
parallelismSelector::VERBO:     Interval: 186076162 - 186076162
                                Latency: 186076161 - 186076161
