#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct  6 16:30:18 2021
# Process ID: 18700
# Current directory: C:/Users/94582/Documents/GitHub/CPU/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13660 C:\Users\94582\Documents\GitHub\CPU\Vivado\Lab_04.xpr
# Log file: C:/Users/94582/Documents/GitHub/CPU/Vivado/vivado.log
# Journal file: C:/Users/94582/Documents/GitHub/CPU/Vivado\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.xprupdate_compile_order -fileset sources_1

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath}} 
restart
run all
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
set_property -dict [list CONFIG.Coe_File {C:/Users/94582/Documents/GitHub/CPU/Vivado/my_cos/mipstest.coe}] [get_ips inst_ram]
generate_target all [get_files  C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs -jobs 6 inst_ram_synth_1
export_simulation -of_objects [get_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.ip_user_files -ipstatic_source_dir C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.cache/compile_simlib/modelsim} {questa=C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.cache/compile_simlib/questa} {riviera=C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.cache/compile_simlib/riviera} {activehdl=C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} 
restart
run 1000 us
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchD}} 
restart
run 1000 us
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/stallF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_nextbr}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_next_jump}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_next}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/actual_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeM}} 
current_wave_config {testbench_behav.wcfg}
log_wave {/testbench/testtop1/mips1/datapath/branchM} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchM}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_nextbr}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_plus4D}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_plus4M}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/actual_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_plus4M}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pc_nextbr}} 
remove_forces { {/testbench/testtop1/mips1/datapath/pc_branchD} }
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pcM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/stallD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/stallF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/hazard/lwstall}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/hazard/branch_stall}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/regfile/rf}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} {{/testbench/testtop1/mips1/datapath/pred_takeE}} {{/testbench/testtop1/mips1/datapath/pred_takeM}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/pred_takeD}} {{/testbench/testtop1/mips1/datapath/pred_takeE}} {{/testbench/testtop1/mips1/datapath/pred_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/regfile/rf}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/flushD}} {{/testbench/testtop1/mips1/datapath/flushE}} {{/testbench/testtop1/mips1/datapath/flushF}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/stallF}} {{/testbench/testtop1/mips1/datapath/stallE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/stallD}} 
save_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/instrD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/hazard/lwstall}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/hazard/branch_stall}} 
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/actual_takeM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchM}} 
save_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/instrD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/branchM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/zero}} 
save_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
save_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/alu_resultM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/writedataM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/write2regM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/testtop1/mips1/datapath/write2regE}} 
save_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
close_sim
reset_project
