<!-- HTML header for doxygen 1.9.4-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>APM32F10x_SDK: Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../geehy_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">APM32F10x DSP and Standard Peripherals Library<span id="projectnumber">&#160;1.0.0</span>
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('d6/d31/group___s_m_c___functions.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Functions<div class="ingroups"><a class="el" href="../../df/dec/group___a_p_m32_f10x___std_periph_driver.html">APM32F10x_StdPeriphDriver</a> &raquo; <a class="el" href="../../d6/da4/group___s_m_c___driver.html">SMC Driver</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2063c5e162c5839f355bde740405cd48" id="r_ga2063c5e162c5839f355bde740405cd48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga2063c5e162c5839f355bde740405cd48">SMC_ResetNORSRAM</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a> bank)</td></tr>
<tr class="memdesc:ga2063c5e162c5839f355bde740405cd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the EMMMC NOR/SRAM Banks registers.  <br /></td></tr>
<tr class="separator:ga2063c5e162c5839f355bde740405cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac030cb86608e1520eec620c0439d460" id="r_gaac030cb86608e1520eec620c0439d460"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gaac030cb86608e1520eec620c0439d460">SMC_ResetNAND</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:gaac030cb86608e1520eec620c0439d460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the EMMMC NAND Banks registers.  <br /></td></tr>
<tr class="separator:gaac030cb86608e1520eec620c0439d460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d67a1c15ab470688a8fb6c7f146fbd" id="r_ga02d67a1c15ab470688a8fb6c7f146fbd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga02d67a1c15ab470688a8fb6c7f146fbd">SMC_ResetPCCard</a> (void)</td></tr>
<tr class="memdesc:ga02d67a1c15ab470688a8fb6c7f146fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the EMMMC PCCARD Banks registers.  <br /></td></tr>
<tr class="separator:ga02d67a1c15ab470688a8fb6c7f146fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8db70c82552ea05c83a64d76fb502d7" id="r_gad8db70c82552ea05c83a64d76fb502d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gad8db70c82552ea05c83a64d76fb502d7">SMC_ConfigNORSRAM</a> (<a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html">SMC_NORSRAMConfig_T</a> *smcNORSRAMConfig)</td></tr>
<tr class="memdesc:gad8db70c82552ea05c83a64d76fb502d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SMC NOR/SRAM Banks according to the specified parameters in the smcNORSRAMConfig.  <br /></td></tr>
<tr class="separator:gad8db70c82552ea05c83a64d76fb502d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe43445157a3c4bbe9175731aebd75a" id="r_gadbe43445157a3c4bbe9175731aebd75a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gadbe43445157a3c4bbe9175731aebd75a">SMC_ConfigNAND</a> (<a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html">SMC_NANDConfig_T</a> *smcNANDConfig)</td></tr>
<tr class="memdesc:gadbe43445157a3c4bbe9175731aebd75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SMC NAND Banks according to the specified parameters in the smcNANDConfig.  <br /></td></tr>
<tr class="separator:gadbe43445157a3c4bbe9175731aebd75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322cb69ef94760a13f1b9cd74ea1e07a" id="r_ga322cb69ef94760a13f1b9cd74ea1e07a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga322cb69ef94760a13f1b9cd74ea1e07a">SMC_ConfigPCCard</a> (<a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html">SMC_PCCARDConfig_T</a> *smcPCCardConfig)</td></tr>
<tr class="memdesc:ga322cb69ef94760a13f1b9cd74ea1e07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SMC PCCARD according to the specified parameters in the smcPCCardConfig.  <br /></td></tr>
<tr class="separator:ga322cb69ef94760a13f1b9cd74ea1e07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4b11380c0d11633bd92e5be921708a" id="r_ga8f4b11380c0d11633bd92e5be921708a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga8f4b11380c0d11633bd92e5be921708a">SMC_ConfigNORSRAMStructInit</a> (<a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html">SMC_NORSRAMConfig_T</a> *smcNORSRAMConfig)</td></tr>
<tr class="memdesc:ga8f4b11380c0d11633bd92e5be921708a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each smcNORSRAMConfig member with its default value.  <br /></td></tr>
<tr class="separator:ga8f4b11380c0d11633bd92e5be921708a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3f7254290718b6790cc6dd82ff8587" id="r_ga9f3f7254290718b6790cc6dd82ff8587"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga9f3f7254290718b6790cc6dd82ff8587">SMC_ConfigNANDStructInit</a> (<a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html">SMC_NANDConfig_T</a> *smcNANDConfig)</td></tr>
<tr class="memdesc:ga9f3f7254290718b6790cc6dd82ff8587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each smcNANDConfig member with its default value.  <br /></td></tr>
<tr class="separator:ga9f3f7254290718b6790cc6dd82ff8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d567c76abb274fa7c608509bbb5b55" id="r_gac7d567c76abb274fa7c608509bbb5b55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gac7d567c76abb274fa7c608509bbb5b55">SMC_ConfigPCCardStructInit</a> (<a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html">SMC_PCCARDConfig_T</a> *smcPCCardConfig)</td></tr>
<tr class="memdesc:gac7d567c76abb274fa7c608509bbb5b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each smcPCCardConfig member with its default value.  <br /></td></tr>
<tr class="separator:gac7d567c76abb274fa7c608509bbb5b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf78c80a6ac7ab6111e3748e65aedf41" id="r_gabf78c80a6ac7ab6111e3748e65aedf41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gabf78c80a6ac7ab6111e3748e65aedf41">SMC_EnableNORSRAM</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a> bank)</td></tr>
<tr class="memdesc:gabf78c80a6ac7ab6111e3748e65aedf41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified NOR/SRAM Memory Bank.  <br /></td></tr>
<tr class="separator:gabf78c80a6ac7ab6111e3748e65aedf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf428cbfbaaf024e98ae598851533c7e" id="r_gacf428cbfbaaf024e98ae598851533c7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gacf428cbfbaaf024e98ae598851533c7e">SMC_DisableNORSRAM</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a> bank)</td></tr>
<tr class="memdesc:gacf428cbfbaaf024e98ae598851533c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified NOR/SRAM Memory Bank.  <br /></td></tr>
<tr class="separator:gacf428cbfbaaf024e98ae598851533c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d" id="r_ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d">SMC_EnableNAND</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified NAND Memory Bank.  <br /></td></tr>
<tr class="separator:ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145f3433fb5c17dc914d04d69a64e4df" id="r_ga145f3433fb5c17dc914d04d69a64e4df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga145f3433fb5c17dc914d04d69a64e4df">SMC_DisableNAND</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:ga145f3433fb5c17dc914d04d69a64e4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified NAND Memory Bank.  <br /></td></tr>
<tr class="separator:ga145f3433fb5c17dc914d04d69a64e4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb51767e592d927a7719587731124a16" id="r_gabb51767e592d927a7719587731124a16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gabb51767e592d927a7719587731124a16">SMC_EnablePCCARD</a> (void)</td></tr>
<tr class="memdesc:gabb51767e592d927a7719587731124a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified PC Card Memory Bank.  <br /></td></tr>
<tr class="separator:gabb51767e592d927a7719587731124a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1621be81c1fdc3cd9cc35a77f0a32b" id="r_ga9a1621be81c1fdc3cd9cc35a77f0a32b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga9a1621be81c1fdc3cd9cc35a77f0a32b">SMC_DisablePCCARD</a> (void)</td></tr>
<tr class="memdesc:ga9a1621be81c1fdc3cd9cc35a77f0a32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified PC Card Memory Bank.  <br /></td></tr>
<tr class="separator:ga9a1621be81c1fdc3cd9cc35a77f0a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bc564d6fb58d07de1bf6ca2d189e62" id="r_ga28bc564d6fb58d07de1bf6ca2d189e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga28bc564d6fb58d07de1bf6ca2d189e62">SMC_EnableNANDECC</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:ga28bc564d6fb58d07de1bf6ca2d189e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SMC NAND ECC feature.  <br /></td></tr>
<tr class="separator:ga28bc564d6fb58d07de1bf6ca2d189e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc721c26a5ba89cb3dc56321bb9e841" id="r_ga2fc721c26a5ba89cb3dc56321bb9e841"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga2fc721c26a5ba89cb3dc56321bb9e841">SMC_DisableNANDECC</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:ga2fc721c26a5ba89cb3dc56321bb9e841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SMC Bank2 or Bank3 NAND ECC feature.  <br /></td></tr>
<tr class="separator:ga2fc721c26a5ba89cb3dc56321bb9e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad964c186494f64ef925380404d73f617" id="r_gad964c186494f64ef925380404d73f617"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gad964c186494f64ef925380404d73f617">SMC_ReadECC</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank)</td></tr>
<tr class="memdesc:gad964c186494f64ef925380404d73f617"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the error correction code register value.  <br /></td></tr>
<tr class="separator:gad964c186494f64ef925380404d73f617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b274109692f5253b1e2227fe9f0257" id="r_gac7b274109692f5253b1e2227fe9f0257"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gac7b274109692f5253b1e2227fe9f0257">SMC_EnableInterrupt</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, uint32_t interrupt)</td></tr>
<tr class="memdesc:gac7b274109692f5253b1e2227fe9f0257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SMC interrupts.  <br /></td></tr>
<tr class="separator:gac7b274109692f5253b1e2227fe9f0257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285365574681fc4cb753c9392ae7da15" id="r_ga285365574681fc4cb753c9392ae7da15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga285365574681fc4cb753c9392ae7da15">SMC_DisableInterrupt</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga285365574681fc4cb753c9392ae7da15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SMC interrupts.  <br /></td></tr>
<tr class="separator:ga285365574681fc4cb753c9392ae7da15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d6887bab302961f62d97c26877f738" id="r_gae3d6887bab302961f62d97c26877f738"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#gae3d6887bab302961f62d97c26877f738">SMC_ReadStatusFlag</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, <a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga6b020a087cb759e68a1000f511a4020a">SMC_FLAG_T</a> flag)</td></tr>
<tr class="memdesc:gae3d6887bab302961f62d97c26877f738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the status of specified SMC flag.  <br /></td></tr>
<tr class="separator:gae3d6887bab302961f62d97c26877f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4419bfa7b49d57f72b943c00c3505cf4" id="r_ga4419bfa7b49d57f72b943c00c3505cf4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga4419bfa7b49d57f72b943c00c3505cf4">SMC_ClearStatusFlag</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, uint32_t flag)</td></tr>
<tr class="memdesc:ga4419bfa7b49d57f72b943c00c3505cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SMC's pending flags.  <br /></td></tr>
<tr class="separator:ga4419bfa7b49d57f72b943c00c3505cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236d67641644c4dfd008b28215d27637" id="r_ga236d67641644c4dfd008b28215d27637"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga236d67641644c4dfd008b28215d27637">SMC_ReadIntFlag</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, <a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#gaf127850be9ab8cf978e664999114e6e4">SMC_INT_T</a> flag)</td></tr>
<tr class="memdesc:ga236d67641644c4dfd008b28215d27637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the specified SMC interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga236d67641644c4dfd008b28215d27637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd8153b8f0f187c7b52b89e85dd4" id="r_ga2c46dd8153b8f0f187c7b52b89e85dd4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d31/group___s_m_c___functions.html#ga2c46dd8153b8f0f187c7b52b89e85dd4">SMC_ClearIntFlag</a> (<a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a> bank, uint32_t flag)</td></tr>
<tr class="memdesc:ga2c46dd8153b8f0f187c7b52b89e85dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SMC's interrupt Flag.  <br /></td></tr>
<tr class="separator:ga2c46dd8153b8f0f187c7b52b89e85dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga2c46dd8153b8f0f187c7b52b89e85dd4" name="ga2c46dd8153b8f0f187c7b52b89e85dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c46dd8153b8f0f187c7b52b89e85dd4">&#9670;&#160;</a></span>SMC_ClearIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ClearIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the SMC's interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">interrupt</td><td>Select the SMC interrupt sources. This parameter can be any combination of the following values: <ul>
<li>SMC_INT_EDGE_RISING : Rising edge detection interrupt. </li>
<li>SMC_INT_LEVEL_HIGH : High level edge detection interrupt. </li>
<li>SMC_INT_EDGE_FALLING: Falling edge detection interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00729">729</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="ga4419bfa7b49d57f72b943c00c3505cf4" name="ga4419bfa7b49d57f72b943c00c3505cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4419bfa7b49d57f72b943c00c3505cf4">&#9670;&#160;</a></span>SMC_ClearStatusFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ClearStatusFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the SMC's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">flag</td><td>Select the SMC interrupt sources. This parameter can be any combination of the following values: <ul>
<li>SMC_FLAG_EDGE_RISING : Rising egde detection Flag. </li>
<li>SMC_FLAG_LEVEL_HIGH : High level detection Flag. </li>
<li>SMC_FLAG_EDGE_FALLING: Falling egde detection Flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00649">649</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="gadbe43445157a3c4bbe9175731aebd75a" name="gadbe43445157a3c4bbe9175731aebd75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe43445157a3c4bbe9175731aebd75a">&#9670;&#160;</a></span>SMC_ConfigNAND()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigNAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html">SMC_NANDConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcNANDConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SMC NAND Banks according to the specified parameters in the smcNANDConfig. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcNANDConfig</td><td>: Point to a <a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html" title="SMC NAND Configure structure.">SMC_NANDConfig_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00181">181</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00308">SMC_NANDConfig_T::attributeSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00300">SMC_NANDConfig_T::bank</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00307">SMC_NANDConfig_T::commonSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00303">SMC_NANDConfig_T::ECC</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00304">SMC_NANDConfig_T::ECCPageSize</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00292">SMC_NAND_PCCARDTimingConfig_T::HiZSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00291">SMC_NAND_PCCARDTimingConfig_T::holdSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00302">SMC_NANDConfig_T::memoryDataWidth</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00289">SMC_NAND_PCCARDTimingConfig_T::setupTime</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00306">SMC_NANDConfig_T::TARSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00305">SMC_NANDConfig_T::TCLRSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00301">SMC_NANDConfig_T::waitFeature</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00290">SMC_NAND_PCCARDTimingConfig_T::waitSetupTime</a>.</p>

</div>
</div>
<a id="ga9f3f7254290718b6790cc6dd82ff8587" name="ga9f3f7254290718b6790cc6dd82ff8587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3f7254290718b6790cc6dd82ff8587">&#9670;&#160;</a></span>SMC_ConfigNANDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigNANDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html">SMC_NANDConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcNANDConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each smcNANDConfig member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcNANDConfig</td><td>: Point to a <a class="el" href="../../d7/ddc/struct_s_m_c___n_a_n_d_config___t.html" title="SMC NAND Configure structure.">SMC_NANDConfig_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00301">301</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00308">SMC_NANDConfig_T::attributeSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00300">SMC_NANDConfig_T::bank</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00307">SMC_NANDConfig_T::commonSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00303">SMC_NANDConfig_T::ECC</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00304">SMC_NANDConfig_T::ECCPageSize</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00292">SMC_NAND_PCCARDTimingConfig_T::HiZSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00291">SMC_NAND_PCCARDTimingConfig_T::holdSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00302">SMC_NANDConfig_T::memoryDataWidth</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00289">SMC_NAND_PCCARDTimingConfig_T::setupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00193">SMC_ECC_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00202">SMC_ECC_PAGE_SIZE_BYTE_256</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00094">SMC_MEMORY_DATA_WIDTH_8BIT</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00184">SMC_WAIT_FEATURE_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00306">SMC_NANDConfig_T::TARSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00305">SMC_NANDConfig_T::TCLRSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00301">SMC_NANDConfig_T::waitFeature</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00290">SMC_NAND_PCCARDTimingConfig_T::waitSetupTime</a>.</p>

</div>
</div>
<a id="gad8db70c82552ea05c83a64d76fb502d7" name="gad8db70c82552ea05c83a64d76fb502d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8db70c82552ea05c83a64d76fb502d7">&#9670;&#160;</a></span>SMC_ConfigNORSRAM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigNORSRAM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html">SMC_NORSRAMConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcNORSRAMConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SMC NOR/SRAM Banks according to the specified parameters in the smcNORSRAMConfig. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcNORSRAMConfig</td><td>Point to a <a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html" title="SMC NOR/SRAM Configure structure.">SMC_NORSRAMConfig_T</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00125">125</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00259">SMC_NORSRAMTimingConfig_T::accessMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00254">SMC_NORSRAMTimingConfig_T::addressHodeTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00253">SMC_NORSRAMTimingConfig_T::addressSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00272">SMC_NORSRAMConfig_T::asynchronousWait</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00267">SMC_NORSRAMConfig_T::bank</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00271">SMC_NORSRAMConfig_T::burstAcceesMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00256">SMC_NORSRAMTimingConfig_T::busTurnaroundTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00257">SMC_NORSRAMTimingConfig_T::clockDivision</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00268">SMC_NORSRAMConfig_T::dataAddressMux</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00258">SMC_NORSRAMTimingConfig_T::dataLatency</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00255">SMC_NORSRAMTimingConfig_T::dataSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00278">SMC_NORSRAMConfig_T::extendedMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00270">SMC_NORSRAMConfig_T::memoryDataWidth</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00269">SMC_NORSRAMConfig_T::memoryType</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00280">SMC_NORSRAMConfig_T::readWriteTimingStruct</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07040">SMC_Bank1</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07041">SMC_Bank1E</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00167">SMC_EXTENDEN_MODE_ENABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00086">SMC_MEMORY_TYPE_NOR</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00277">SMC_NORSRAMConfig_T::waiteSignal</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00275">SMC_NORSRAMConfig_T::waitSignalActive</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00273">SMC_NORSRAMConfig_T::waitSignalPolarity</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00274">SMC_NORSRAMConfig_T::wrapMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00279">SMC_NORSRAMConfig_T::writeBurst</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00276">SMC_NORSRAMConfig_T::writeOperation</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00281">SMC_NORSRAMConfig_T::writeTimingStruct</a>.</p>

</div>
</div>
<a id="ga8f4b11380c0d11633bd92e5be921708a" name="ga8f4b11380c0d11633bd92e5be921708a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4b11380c0d11633bd92e5be921708a">&#9670;&#160;</a></span>SMC_ConfigNORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigNORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html">SMC_NORSRAMConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcNORSRAMConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each smcNORSRAMConfig member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcNORSRAMConfig</td><td>: Point to a <a class="el" href="../../d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html" title="SMC NOR/SRAM Configure structure.">SMC_NORSRAMConfig_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00262">262</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00259">SMC_NORSRAMTimingConfig_T::accessMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00254">SMC_NORSRAMTimingConfig_T::addressHodeTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00253">SMC_NORSRAMTimingConfig_T::addressSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00272">SMC_NORSRAMConfig_T::asynchronousWait</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00267">SMC_NORSRAMConfig_T::bank</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00271">SMC_NORSRAMConfig_T::burstAcceesMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00256">SMC_NORSRAMTimingConfig_T::busTurnaroundTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00257">SMC_NORSRAMTimingConfig_T::clockDivision</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00268">SMC_NORSRAMConfig_T::dataAddressMux</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00258">SMC_NORSRAMTimingConfig_T::dataLatency</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00255">SMC_NORSRAMTimingConfig_T::dataSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00278">SMC_NORSRAMConfig_T::extendedMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00270">SMC_NORSRAMConfig_T::memoryDataWidth</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00269">SMC_NORSRAMConfig_T::memoryType</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00280">SMC_NORSRAMConfig_T::readWriteTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00215">SMC_ACCESS_MODE_A</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00112">SMC_ASYNCHRONOUS_WAIT_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00054">SMC_BANK1_NORSRAM_1</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00103">SMC_BURST_ACCESS_MODE_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00076">SMC_DATA_ADDRESS_MUX_ENABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00166">SMC_EXTENDEN_MODE_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00094">SMC_MEMORY_DATA_WIDTH_8BIT</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00084">SMC_MEMORY_TYPE_SRAM</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00139">SMC_WAIT_SIGNAL_ACTIVE_BEFORE_WAIT</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00121">SMC_WAIT_SIGNAL_POLARITY_LOW</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00158">SMC_WAITE_SIGNAL_ENABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00130">SMC_WRAP_MODE_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00175">SMC_WRITE_BURST_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00149">SMC_WRITE_OPERATION_ENABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00277">SMC_NORSRAMConfig_T::waiteSignal</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00275">SMC_NORSRAMConfig_T::waitSignalActive</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00273">SMC_NORSRAMConfig_T::waitSignalPolarity</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00274">SMC_NORSRAMConfig_T::wrapMode</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00279">SMC_NORSRAMConfig_T::writeBurst</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00276">SMC_NORSRAMConfig_T::writeOperation</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00281">SMC_NORSRAMConfig_T::writeTimingStruct</a>.</p>

</div>
</div>
<a id="ga322cb69ef94760a13f1b9cd74ea1e07a" name="ga322cb69ef94760a13f1b9cd74ea1e07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322cb69ef94760a13f1b9cd74ea1e07a">&#9670;&#160;</a></span>SMC_ConfigPCCard()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigPCCard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html">SMC_PCCARDConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcPCCardConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SMC PCCARD according to the specified parameters in the smcPCCardConfig. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcPCCardConfig</td><td>Point to a <a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html" title="SMC PCCARD Configure structure.">SMC_PCCARDConfig_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00229">229</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00320">SMC_PCCARDConfig_T::attributeSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00319">SMC_PCCARDConfig_T::commonSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00292">SMC_NAND_PCCARDTimingConfig_T::HiZSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00291">SMC_NAND_PCCARDTimingConfig_T::holdSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00321">SMC_PCCARDConfig_T::IOSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00289">SMC_NAND_PCCARDTimingConfig_T::setupTime</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00095">SMC_MEMORY_DATA_WIDTH_16BIT</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00318">SMC_PCCARDConfig_T::TARSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00317">SMC_PCCARDConfig_T::TCLRSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00316">SMC_PCCARDConfig_T::waitFeature</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00290">SMC_NAND_PCCARDTimingConfig_T::waitSetupTime</a>.</p>

</div>
</div>
<a id="gac7d567c76abb274fa7c608509bbb5b55" name="gac7d567c76abb274fa7c608509bbb5b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d567c76abb274fa7c608509bbb5b55">&#9670;&#160;</a></span>SMC_ConfigPCCardStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ConfigPCCardStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html">SMC_PCCARDConfig_T</a> *&#160;</td>
          <td class="paramname"><em>smcPCCardConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each smcPCCardConfig member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">smcPCCardConfig</td><td>: Point to a <a class="el" href="../../dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html" title="SMC PCCARD Configure structure.">SMC_PCCARDConfig_T</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00328">328</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00320">SMC_PCCARDConfig_T::attributeSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00319">SMC_PCCARDConfig_T::commonSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00292">SMC_NAND_PCCARDTimingConfig_T::HiZSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00291">SMC_NAND_PCCARDTimingConfig_T::holdSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00321">SMC_PCCARDConfig_T::IOSpaceTimingStruct</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00289">SMC_NAND_PCCARDTimingConfig_T::setupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00184">SMC_WAIT_FEATURE_DISABLE</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00318">SMC_PCCARDConfig_T::TARSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00317">SMC_PCCARDConfig_T::TCLRSetupTime</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00316">SMC_PCCARDConfig_T::waitFeature</a>, and <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00290">SMC_NAND_PCCARDTimingConfig_T::waitSetupTime</a>.</p>

</div>
</div>
<a id="ga285365574681fc4cb753c9392ae7da15" name="ga285365574681fc4cb753c9392ae7da15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285365574681fc4cb753c9392ae7da15">&#9670;&#160;</a></span>SMC_DisableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_DisableInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified SMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">interrupt</td><td>Select the SMC interrupt sources. This parameter can be any combination of the following values: <ul>
<li>SMC_INT_EDGE_RISING : Rising edge detection interrupt. </li>
<li>SMC_INT_LEVEL_HIGH : High level edge detection interrupt. </li>
<li>SMC_INT_EDGE_FALLING: Falling edge detection interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00570">570</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="ga145f3433fb5c17dc914d04d69a64e4df" name="ga145f3433fb5c17dc914d04d69a64e4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145f3433fb5c17dc914d04d69a64e4df">&#9670;&#160;</a></span>SMC_DisableNAND()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_DisableNAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00414">414</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00358">BIT_RESET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="ga2fc721c26a5ba89cb3dc56321bb9e841" name="ga2fc721c26a5ba89cb3dc56321bb9e841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc721c26a5ba89cb3dc56321bb9e841">&#9670;&#160;</a></span>SMC_DisableNANDECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_DisableNANDECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the SMC Bank2 or Bank3 NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00483">483</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="gacf428cbfbaaf024e98ae598851533c7e" name="gacf428cbfbaaf024e98ae598851533c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf428cbfbaaf024e98ae598851533c7e">&#9670;&#160;</a></span>SMC_DisableNORSRAM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_DisableNORSRAM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK1_NORSRAM_1: SMC Bank1 NOR/SRAM1 </li>
<li>SMC_BANK1_NORSRAM_2: SMC Bank1 NOR/SRAM2 </li>
<li>SMC_BANK1_NORSRAM_3: SMC Bank1 NOR/SRAM3 </li>
<li>SMC_BANK1_NORSRAM_4: SMC Bank1 NOR/SRAM4</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00377">377</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07040">SMC_Bank1</a>.</p>

</div>
</div>
<a id="ga9a1621be81c1fdc3cd9cc35a77f0a32b" name="ga9a1621be81c1fdc3cd9cc35a77f0a32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1621be81c1fdc3cd9cc35a77f0a32b">&#9670;&#160;</a></span>SMC_DisablePCCARD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_DisablePCCARD </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified PC Card Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00445">445</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00358">BIT_RESET</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="gac7b274109692f5253b1e2227fe9f0257" name="gac7b274109692f5253b1e2227fe9f0257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b274109692f5253b1e2227fe9f0257">&#9670;&#160;</a></span>SMC_EnableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_EnableInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified SMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">interrupt</td><td>Select the SMC interrupt sources. This parameter can be any combination of the following values: <ul>
<li>SMC_INT_EDGE_RISING : Rising edge detection interrupt. </li>
<li>SMC_INT_LEVEL_HIGH : High level detection interrupt. </li>
<li>SMC_INT_EDGE_FALLING: Falling edge detection interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00537">537</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d" name="ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5d1e0e2bb5e601b4a4aa6c50b7a46d">&#9670;&#160;</a></span>SMC_EnableNAND()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_EnableNAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00392">392</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00358">BIT_SET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="ga28bc564d6fb58d07de1bf6ca2d189e62" name="ga28bc564d6fb58d07de1bf6ca2d189e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28bc564d6fb58d07de1bf6ca2d189e62">&#9670;&#160;</a></span>SMC_EnableNANDECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_EnableNANDECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the SMC NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00460">460</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="gabf78c80a6ac7ab6111e3748e65aedf41" name="gabf78c80a6ac7ab6111e3748e65aedf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf78c80a6ac7ab6111e3748e65aedf41">&#9670;&#160;</a></span>SMC_EnableNORSRAM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_EnableNORSRAM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK1_NORSRAM_1: SMC Bank1 NOR/SRAM1 </li>
<li>SMC_BANK1_NORSRAM_2: SMC Bank1 NOR/SRAM2 </li>
<li>SMC_BANK1_NORSRAM_3: SMC Bank1 NOR/SRAM3 </li>
<li>SMC_BANK1_NORSRAM_4: SMC Bank1 NOR/SRAM4</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00360">360</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07040">SMC_Bank1</a>.</p>

</div>
</div>
<a id="gabb51767e592d927a7719587731124a16" name="gabb51767e592d927a7719587731124a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb51767e592d927a7719587731124a16">&#9670;&#160;</a></span>SMC_EnablePCCARD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_EnablePCCARD </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified PC Card Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00433">433</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00358">BIT_SET</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="gad964c186494f64ef925380404d73f617" name="gad964c186494f64ef925380404d73f617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad964c186494f64ef925380404d73f617">&#9670;&#160;</a></span>SMC_ReadECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SMC_ReadECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the error correction code register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>value of Error Correction Code (ECC). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00505">505</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="ga236d67641644c4dfd008b28215d27637" name="ga236d67641644c4dfd008b28215d27637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga236d67641644c4dfd008b28215d27637">&#9670;&#160;</a></span>SMC_ReadIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SMC_ReadIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#gaf127850be9ab8cf978e664999114e6e4">SMC_INT_T</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the specified SMC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">interrupt</td><td>Select the SMC interrupt source. This parameter can be one of the following values: <ul>
<li>SMC_INT_EDGE_RISING : Rising edge detection interrupt. </li>
<li>SMC_INT_LEVEL_HIGH : High level edge detection interrupt. </li>
<li>SMC_INT_EDGE_FALLING: Falling edge detection interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>status of specified SMC interrupt source. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00682">682</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">SET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="gae3d6887bab302961f62d97c26877f738" name="gae3d6887bab302961f62d97c26877f738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d6887bab302961f62d97c26877f738">&#9670;&#160;</a></span>SMC_ReadStatusFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SMC_ReadStatusFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga6b020a087cb759e68a1000f511a4020a">SMC_FLAG_T</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the status of specified SMC flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND : FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND : FSMC Bank3 NAND </li>
<li>SMC_BANK4_PCCARD: FSMC Bank4 PCCARD</li>
</ul>
</td></tr>
    <tr><td class="paramname">flag</td><td>Select the SMC interrupt sources. This parameter can be one of the following values: <ul>
<li>SMC_FLAG_EDGE_RISING : Rising egde detection Flag. </li>
<li>SMC_FLAG_LEVEL_HIGH : High level detection Flag. </li>
<li>SMC_FLAG_EDGE_FALLING: Falling egde detection Flag. </li>
<li>SMC_FLAG_FIFO_EMPTY : FIFO empty Flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">SET</td><td>or RESET </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00605">605</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">RESET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l00359">SET</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00066">SMC_BANK3_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
<a id="gaac030cb86608e1520eec620c0439d460" name="gaac030cb86608e1520eec620c0439d460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac030cb86608e1520eec620c0439d460">&#9670;&#160;</a></span>SMC_ResetNAND()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ResetNAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga48c0b38bd4ad8e166e973546cff6f8a8">SMC_BANK_NAND_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the EMMMC NAND Banks registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK2_NAND: FSMC Bank2 NAND </li>
<li>SMC_BANK3_NAND: FSMC Bank3 NAND</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00080">80</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07042">SMC_Bank2</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00065">SMC_BANK2_NAND</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07043">SMC_Bank3</a>.</p>

</div>
</div>
<a id="ga2063c5e162c5839f355bde740405cd48" name="ga2063c5e162c5839f355bde740405cd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2063c5e162c5839f355bde740405cd48">&#9670;&#160;</a></span>SMC_ResetNORSRAM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ResetNORSRAM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d24/group___s_m_c___enumerations.html#ga461cbdbae8256f12d321bf940b5d5fb5">SMC_BANK1_NORSRAM_T</a>&#160;</td>
          <td class="paramname"><em>bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the EMMMC NOR/SRAM Banks registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bank</td><td>Select the EMMMC Bank. The parameter can be one of following values: <ul>
<li>SMC_BANK1_NORSRAM_1: SMC Bank1 NOR/SRAM1 </li>
<li>SMC_BANK1_NORSRAM_2: SMC Bank1 NOR/SRAM2 </li>
<li>SMC_BANK1_NORSRAM_3: SMC Bank1 NOR/SRAM3 </li>
<li>SMC_BANK1_NORSRAM_4: SMC Bank1 NOR/SRAM4</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00054">54</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07040">SMC_Bank1</a>, <a class="el" href="../../df/d9f/apm32f10x__smc_8h_source.html#l00054">SMC_BANK1_NORSRAM_1</a>, and <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07041">SMC_Bank1E</a>.</p>

</div>
</div>
<a id="ga02d67a1c15ab470688a8fb6c7f146fbd" name="ga02d67a1c15ab470688a8fb6c7f146fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02d67a1c15ab470688a8fb6c7f146fbd">&#9670;&#160;</a></span>SMC_ResetPCCard()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SMC_ResetPCCard </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the EMMMC PCCARD Banks registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html#l00108">108</a> of file <a class="el" href="../../d0/d01/apm32f10x__smc_8c_source.html">apm32f10x_smc.c</a>.</p>

<p class="reference">References <a class="el" href="../../da/dae/apm32f10x_8h_source.html#l07044">SMC_Bank4</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.4-->
<!-- start footer part -->
<div class="Section1">
    <p style="margin-top: 13px; height: 7px;" class="MsoNormal"><o:p>&nbsp;</o:p></p>
    <div align="center">
    <table class="MsoNormalTable" style="width: 903px; height: 120px;" border="0" cellpadding="0" cellspacing="0">
     <tbody><tr style="">
      <td style="padding: 0in;" valign="top">
      <p style="height: 13px;" class="MsoNormal"><span style="display: none;"><o:p>&nbsp;</o:p></span></p>
      <table class="MsoNormalTable" style="width: 675pt;" border="0" cellpadding="0" width="900">
       <tbody><tr style="">
        <td style="padding: 0in;" valign="top">
        <table class="MsoNormalTable" style="width: 864px; height: 53px;" border="0" cellpadding="0" cellspacing="5">
         <tbody><tr style="">
          <td style="border-style: solid none none; border-color: windowtext -moz-use-text-color -moz-use-text-color; border-width: 1pt medium medium; padding: 0in; width: 98.86%; height: 61px;" width="98%">
          <p class="MsoNormal" style="text-align: center; height: 10px;" align="center"><span style="font-size: 10pt; font-family: Arial;"><o:p>&nbsp;</o:p></span></p>
    <span style="font-size: 10pt; font-family: Arial;">&nbsp; &nbsp; &nbsp; For complete
    documentation on APM32&nbsp;Microcontrollers&nbsp;visit&nbsp;<span style="color: blue;"><a href="https://geehy.com/MCU" target="_blank">www.geehy.com/MCU	</a></span></span><p class="MsoNormal" style="text-align: center; margin-top: 0px; height: 5px;" align="center"></p>
          </td>
         </tr>
        </tbody></table>
        <p style="height: 12px;" class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
        </td>
       </tr>
      </tbody></table>
      <p class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
      </td>
     </tr>
    </tbody></table>
    </div>
    <p class="MsoNormal"><o:p>&nbsp;</o:p></p>
    </body>
    </html>
    