<profile>

<section name = "Vitis HLS Report for 'conv1_Pipeline_3'" level="0">
<item name = "Date">Mon Nov  6 22:46:45 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">256, 256, 3, 1, 1, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 117, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_3_2_16_1_1_U46">mux_3_2_16_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_412_fu_212_p2">+, 0, 0, 21, 14, 14</column>
<column name="empty_fu_183_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_mul3190_fu_192_p2">+, 0, 0, 24, 17, 9</column>
<column name="next_urem3192_fu_238_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="empty_411_fu_244_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="exitcond105222_fu_177_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="idx_urem3193_fu_250_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index_0_i972_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_phi_mul3189_load">9, 2, 17, 34</column>
<column name="bundle_2_blk_n_W">9, 2, 1, 2</column>
<column name="loop_index_0_i972_fu_86">9, 2, 8, 16</column>
<column name="phi_mul3189_fu_82">9, 2, 17, 34</column>
<column name="phi_urem3191_fu_78">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="loop_index_0_i972_fu_86">8, 0, 8, 0</column>
<column name="phi_mul3189_fu_82">17, 0, 17, 0</column>
<column name="phi_urem3191_fu_78">8, 0, 8, 0</column>
<column name="tmp_146_reg_324">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1_Pipeline_3, return value</column>
<column name="m_axi_bundle_2_AWVALID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWREADY">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWADDR">out, 64, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWLEN">out, 32, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWSIZE">out, 3, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWBURST">out, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWLOCK">out, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWCACHE">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWPROT">out, 3, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWQOS">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWREGION">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_AWUSER">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WVALID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WREADY">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WDATA">out, 16, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WSTRB">out, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WLAST">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_WUSER">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARVALID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARREADY">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARADDR">out, 64, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARID">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARLEN">out, 32, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARSIZE">out, 3, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARBURST">out, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARLOCK">out, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARCACHE">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARPROT">out, 3, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARQOS">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARREGION">out, 4, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_ARUSER">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RVALID">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RREADY">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RDATA">in, 16, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RLAST">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RID">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RFIFONUM">in, 14, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RUSER">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_RRESP">in, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_BVALID">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_BREADY">out, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_BRESP">in, 2, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_BID">in, 1, m_axi, bundle_2, pointer</column>
<column name="m_axi_bundle_2_BUSER">in, 1, m_axi, bundle_2, pointer</column>
<column name="sext_ln149">in, 63, ap_none, sext_ln149, scalar</column>
<column name="mul_ln140">in, 14, ap_none, mul_ln140, scalar</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0">out, 14, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0">out, 1, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0">in, 16, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0">out, 14, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0">out, 1, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0">in, 16, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0">out, 14, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0">out, 1, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, array</column>
<column name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0">in, 16, ap_memory, conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, array</column>
</table>
</item>
</section>
</profile>
