[
  {
    "verilog_name": "chip74LVC162244",
    "kicad_name": "74LVC162244",
    "verilog_to_kicad_map": {
      "0": "GND[7:0]",
      "1": "VCC[3:0]",
      "N_OE": [
        "~OE0",
        "~OE1",
        "~OE2",
        "~OE3"
      ],
      "IN": "A[15:0]",
      "OUT": "Y[15:0]"
    }
  },
  {
    "verilog_name": "sram",
    "kicad_name": "628128_TSOP32",
    "verilog_to_kicad_map": {
      "0": [
        "A[16:12]",
        "~CS1",
        "GND"
      ],
      "1": [
        "VCC",
        "CS2"
      ],
      "ADDR": "A[11:0]",
      "N_WE": "~WE",
      "N_OE": "~OE",
      "IN_DATA": "Q",
      "OUT_DATA": "Q"
    }
  },
  {
    "verilog_name": "sram17x8",
    "kicad_name": "628128_TSOP32",
    "verilog_to_kicad_map": {
      "0": [
        "~CS1",
        "GND"
      ],
      "1": [
        "VCC",
        "CS2"
      ],
      "ADDR": "A[16:0]",
      "N_WE": "~WE",
      "N_OE": "~OE",
      "IN_DATA": "Q",
      "OUT_DATA": "Q"
    }
  },
  {
    "verilog_name": "chip7432",
    "kicad_name": "74LS32",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip7408",
    "kicad_name": "74LS08",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip7486",
    "kicad_name": "74HC86",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip7404",
    "kicad_name": "74HC04",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "1,3,5,9,11,13",
      "Y": "2,4,6,8,10,12"
    }
  }
]
