[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimTop|SimTop>io_memAXI_0_b_ready",
    "sources":[
      "~SimTop|SimTop>io_memAXI_0_b_valid",
      "~SimTop|SimTop>io_memAXI_0_b_bits_id"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimTop|SimTop>io_memAXI_0_r_ready",
    "sources":[
      "~SimTop|SimTop>io_memAXI_0_r_valid",
      "~SimTop|SimTop>io_memAXI_0_r_bits_id"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|PreDecode",
    "duplicate":"~SimTop|SimTop/ifu:IFU/preDecVec_0:PreDecode",
    "index":0.06
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|PreDecode_1",
    "duplicate":"~SimTop|SimTop/ifu:IFU/preDecVec_1:PreDecode",
    "index":0.08
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|IDU",
    "duplicate":"~SimTop|SimTop/ctrlblock:ControlBlock/decoders_0:IDU",
    "index":0.14
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|IDU_1",
    "duplicate":"~SimTop|SimTop/ctrlblock:ControlBlock/decoders_1:IDU",
    "index":0.16
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|DifftestInstrCommit",
    "duplicate":"~SimTop|SimTop/ctrlblock:ControlBlock/rob:ROB/instrCommit:DifftestInstrCommit",
    "index":0.3
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|DifftestInstrCommit_1",
    "duplicate":"~SimTop|SimTop/ctrlblock:ControlBlock/rob:ROB/instrCommit_1:DifftestInstrCommit",
    "index":0.32
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|RS",
    "duplicate":"~SimTop|SimTop/exublock:ExuBlock/alu1rs:RS",
    "index":0.44
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|RS_1",
    "duplicate":"~SimTop|SimTop/exublock:ExuBlock/alu2rs:RS",
    "index":0.46
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|ALU",
    "duplicate":"~SimTop|SimTop/exublock:ExuBlock/alu1:ALU",
    "index":0.56
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|ALU_1",
    "duplicate":"~SimTop|SimTop/exublock:ExuBlock/alu2:ALU",
    "index":0.58
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|S011HD1P_X32Y2D128_BW",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_0:SRam/sram:S011HD1P_X32Y2D128_BW",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRam",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_0:SRam",
    "index":0.72
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|S011HD1P_X32Y2D128_BW_1",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_1:SRam/sram:S011HD1P_X32Y2D128_BW",
    "index":0.74
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRam_1",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_1:SRam",
    "index":0.76
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|S011HD1P_X32Y2D128_BW_2",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_2:SRam/sram:S011HD1P_X32Y2D128_BW",
    "index":0.78
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRam_2",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_2:SRam",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|S011HD1P_X32Y2D128_BW_3",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_3:SRam/sram:S011HD1P_X32Y2D128_BW",
    "index":0.82
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRam_3",
    "duplicate":"~SimTop|SimTop/dcache:DCache/SRamArray_3:SRam",
    "index":0.84
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter",
    "duplicate":"~SimTop|SimTop/crossbar:CROSSBAR_Nto1/readArb:Arbiter",
    "index":0.88
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_1",
    "duplicate":"~SimTop|SimTop/crossbar:CROSSBAR_Nto1/writeArb:Arbiter",
    "index":0.9
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_cf_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_src1Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_src2Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_funcType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_funcOpType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_rfSrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_rfSrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_rfrd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_rfWen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_interruptVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ctrl_exceptionVec_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_data_imm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_data_uimm_ext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_srcState_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_srcState_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_psrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_psrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_old_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_0_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_cf_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_src1Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_src2Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_funcType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_funcOpType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_rfSrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_rfSrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_rfrd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_rfWen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_interruptVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ctrl_exceptionVec_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_data_imm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_data_uimm_ext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_srcState_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_srcState_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_psrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_psrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_old_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_in_1_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_num_in_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_num_in_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_busytablein_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_busytablein_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_busytablein_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_busytablein_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_predict_robPtr_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_predict_robPtr_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_redirect_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_redirect_bits_new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_redirect_bits_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_redirect_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_redirect_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_is_jalr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_is_ret"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_is_call"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_is_B"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_gshare_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_pht_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_btb_update"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_bpu_update_bits_ras_flush"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_0_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_1_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_2_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_3_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_exuCommit_4_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_can_allocate_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_can_allocate_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_can_allocate_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_rs_can_allocate_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_debug_int_rat_31"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_bits_isWrite"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_bits_wmask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_req_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_resp_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ExuBlock>io_toMem_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_0_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_pcinstr_1_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_rs_can_allocate_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_rs_can_allocate_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_rs_can_allocate_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_rs_can_allocate_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_0_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_1_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_2_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_3_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_bits_res"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_exuCommit_4_bits_skip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_redirect_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_redirect_bits_new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_redirect_bits_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_redirect_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_in_redirect_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_cf_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_src1Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_src2Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_funcType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_funcOpType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_rfSrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_rfSrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_rfrd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_rfWen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_interruptVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ctrl_exceptionVec_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_data_imm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_data_uimm_ext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_srcState_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_srcState_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_psrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_psrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_old_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_0_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_cf_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_src1Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_src2Type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_funcType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_funcOpType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_rfSrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_rfSrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_rfrd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_rfWen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_interruptVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ctrl_exceptionVec_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_data_imm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_data_uimm_ext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_srcState_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_srcState_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_psrc_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_psrc_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_old_pdest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_microop_1_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_rs_num_out_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_rs_num_out_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_pregValid_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_pregValid_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_pregValid_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_pregValid_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_debug_int_rat_31"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_predict_robPtr_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_predict_robPtr_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ControlBlock>io_out_flush_commit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_flush"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_flush_commit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_0_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_in_1_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_0_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Ibuffer>io_out_1_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_is_jalr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_is_ret"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_is_call"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_is_B"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_gshare_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_pht_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_btb_update"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_in_bits_ras_flush"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_0_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_is_br"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_br_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_gshare_idx"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_gshare_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_pht_pred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_btbtarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_out_1_bits_rastarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_redirect_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_redirect_bits_new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_redirect_bits_mispred"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_redirect_bits_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_redirect_bits_ROBIdx_value"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_bits_isWrite"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_bits_wmask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_req_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_resp_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_0_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_bits_isWrite"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_bits_wmask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_req_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_resp_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU>io_toMem_1_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Clint>mtime"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|Clint>mtip"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"SimTop.S011HD1P_X32Y2D128_BW",
    "resourceId":"/vsrc/ysyxRam.v"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_priviledgeMode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mstatus"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_sstatus"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mepc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_sepc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mtval"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_stval"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mtvec"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_stvec"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mcause"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_scause"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_satp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mie"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mscratch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_sscratch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_mideleg"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>csrCommitIO_medeleg"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>interruptVec"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>new_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_epc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_einst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_interruptVec"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_interruptValid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_mstatus"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_ROBIdx_flag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ROB>trap_ROBIdx_value"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]