// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL_BUS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x80 : Data signal of maxDepth
//        bit 7~0 - maxDepth[7:0] (Read/Write)
//        others  - reserved
// 0x84 : reserved
// 0x88 : Data signal of unsolvable
//        bit 0  - unsolvable[0] (Read)
//        others - reserved
// 0x8c : Control signal of unsolvable
//        bit 0  - unsolvable_ap_vld (Read/COR)
//        others - reserved
// 0x90 : Data signal of encode_length
//        bit 7~0 - encode_length[7:0] (Read)
//        others  - reserved
// 0x94 : Control signal of encode_length
//        bit 0  - encode_length_ap_vld (Read/COR)
//        others - reserved
// 0x10 : Data signal of twistMove2
//        bit 31~0 - twistMove2[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of flipMove2
//        bit 31~0 - flipMove2[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of FRtoBR_Move2
//        bit 31~0 - FRtoBR_Move2[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of URFtoDLF_Move2
//        bit 31~0 - URFtoDLF_Move2[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of URtoDF_Move2
//        bit 31~0 - URtoDF_Move2[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of URtoUL_Move2
//        bit 31~0 - URtoUL_Move2[31:0] (Read/Write)
// 0x3c : reserved
// 0x98 : Data signal of UBtoDF_Move2
//        bit 31~0 - UBtoDF_Move2[31:0] (Read/Write)
// 0x9c : reserved
// 0xc0 : Data signal of MergeURtoULandUBtoDF2
//        bit 31~0 - MergeURtoULandUBtoDF2[31:0] (Read/Write)
// 0xc4 : reserved
// 0xc8 : Data signal of Slice_URFtoDLF_Parity_Prun2
//        bit 31~0 - Slice_URFtoDLF_Parity_Prun2[31:0] (Read/Write)
// 0xcc : reserved
// 0xd0 : Data signal of Slice_URtoDF_Parity_Prun2
//        bit 31~0 - Slice_URtoDF_Parity_Prun2[31:0] (Read/Write)
// 0xd4 : reserved
// 0xd8 : Data signal of Slice_Twist_Prun2
//        bit 31~0 - Slice_Twist_Prun2[31:0] (Read/Write)
// 0xdc : reserved
// 0xe0 : Data signal of Slice_Flip_Prun2
//        bit 31~0 - Slice_Flip_Prun2[31:0] (Read/Write)
// 0xe4 : reserved
// 0x40 ~
// 0x7f : Memory 'facelets' (54 * 8b)
//        Word n : bit [ 7: 0] - facelets[4n]
//                 bit [15: 8] - facelets[4n+1]
//                 bit [23:16] - facelets[4n+2]
//                 bit [31:24] - facelets[4n+3]
// 0xa0 ~
// 0xbf : Memory 'encode_array' (30 * 8b)
//        Word n : bit [ 7: 0] - encode_array[4n]
//                 bit [15: 8] - encode_array[4n+1]
//                 bit [23:16] - encode_array[4n+2]
//                 bit [31:24] - encode_array[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSOLUTION_CTRL_BUS_ADDR_AP_CTRL                          0x00
#define XSOLUTION_CTRL_BUS_ADDR_GIE                              0x04
#define XSOLUTION_CTRL_BUS_ADDR_IER                              0x08
#define XSOLUTION_CTRL_BUS_ADDR_ISR                              0x0c
#define XSOLUTION_CTRL_BUS_ADDR_MAXDEPTH_DATA                    0x80
#define XSOLUTION_CTRL_BUS_BITS_MAXDEPTH_DATA                    8
#define XSOLUTION_CTRL_BUS_ADDR_UNSOLVABLE_DATA                  0x88
#define XSOLUTION_CTRL_BUS_BITS_UNSOLVABLE_DATA                  1
#define XSOLUTION_CTRL_BUS_ADDR_UNSOLVABLE_CTRL                  0x8c
#define XSOLUTION_CTRL_BUS_ADDR_ENCODE_LENGTH_DATA               0x90
#define XSOLUTION_CTRL_BUS_BITS_ENCODE_LENGTH_DATA               8
#define XSOLUTION_CTRL_BUS_ADDR_ENCODE_LENGTH_CTRL               0x94
#define XSOLUTION_CTRL_BUS_ADDR_TWISTMOVE2_DATA                  0x10
#define XSOLUTION_CTRL_BUS_BITS_TWISTMOVE2_DATA                  32
#define XSOLUTION_CTRL_BUS_ADDR_FLIPMOVE2_DATA                   0x18
#define XSOLUTION_CTRL_BUS_BITS_FLIPMOVE2_DATA                   32
#define XSOLUTION_CTRL_BUS_ADDR_FRTOBR_MOVE2_DATA                0x20
#define XSOLUTION_CTRL_BUS_BITS_FRTOBR_MOVE2_DATA                32
#define XSOLUTION_CTRL_BUS_ADDR_URFTODLF_MOVE2_DATA              0x28
#define XSOLUTION_CTRL_BUS_BITS_URFTODLF_MOVE2_DATA              32
#define XSOLUTION_CTRL_BUS_ADDR_URTODF_MOVE2_DATA                0x30
#define XSOLUTION_CTRL_BUS_BITS_URTODF_MOVE2_DATA                32
#define XSOLUTION_CTRL_BUS_ADDR_URTOUL_MOVE2_DATA                0x38
#define XSOLUTION_CTRL_BUS_BITS_URTOUL_MOVE2_DATA                32
#define XSOLUTION_CTRL_BUS_ADDR_UBTODF_MOVE2_DATA                0x98
#define XSOLUTION_CTRL_BUS_BITS_UBTODF_MOVE2_DATA                32
#define XSOLUTION_CTRL_BUS_ADDR_MERGEURTOULANDUBTODF2_DATA       0xc0
#define XSOLUTION_CTRL_BUS_BITS_MERGEURTOULANDUBTODF2_DATA       32
#define XSOLUTION_CTRL_BUS_ADDR_SLICE_URFTODLF_PARITY_PRUN2_DATA 0xc8
#define XSOLUTION_CTRL_BUS_BITS_SLICE_URFTODLF_PARITY_PRUN2_DATA 32
#define XSOLUTION_CTRL_BUS_ADDR_SLICE_URTODF_PARITY_PRUN2_DATA   0xd0
#define XSOLUTION_CTRL_BUS_BITS_SLICE_URTODF_PARITY_PRUN2_DATA   32
#define XSOLUTION_CTRL_BUS_ADDR_SLICE_TWIST_PRUN2_DATA           0xd8
#define XSOLUTION_CTRL_BUS_BITS_SLICE_TWIST_PRUN2_DATA           32
#define XSOLUTION_CTRL_BUS_ADDR_SLICE_FLIP_PRUN2_DATA            0xe0
#define XSOLUTION_CTRL_BUS_BITS_SLICE_FLIP_PRUN2_DATA            32
#define XSOLUTION_CTRL_BUS_ADDR_FACELETS_BASE                    0x40
#define XSOLUTION_CTRL_BUS_ADDR_FACELETS_HIGH                    0x7f
#define XSOLUTION_CTRL_BUS_WIDTH_FACELETS                        8
#define XSOLUTION_CTRL_BUS_DEPTH_FACELETS                        54
#define XSOLUTION_CTRL_BUS_ADDR_ENCODE_ARRAY_BASE                0xa0
#define XSOLUTION_CTRL_BUS_ADDR_ENCODE_ARRAY_HIGH                0xbf
#define XSOLUTION_CTRL_BUS_WIDTH_ENCODE_ARRAY                    8
#define XSOLUTION_CTRL_BUS_DEPTH_ENCODE_ARRAY                    30

