{
    "PDK": "sky130A",
    "DESIGN_NAME": "counter",
    "VERILOG_FILES": [
        "dir::src/*.v",
        "dir::src/*.sv"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100"
}
