set ::env(PROJECT_NAME) design_top_thincandbg
set ::env(DESIGN_TOP) design_top_thincandbg
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/usb_dongle_fpga/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/usb_dongle_fpga/rtl/design_top_thincandbg.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) design_top_thincandbg
