INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/binary_clock/binary_clock.srcs/sources_1/new/binary_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/binary_clock/binary_clock.srcs/sim_2/new/binary_clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_clock_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/binary_clock/binary_clock.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
