<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>18.Verilog HDL序列信号发生器 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.7579a672.css" as="style"><link rel="preload" href="/assets/js/app.2e3be69d.js" as="script"><link rel="preload" href="/assets/js/2.9bb8c13a.js" as="script"><link rel="preload" href="/assets/js/26.b1a6302a.js" as="script"><link rel="prefetch" href="/assets/js/10.6a7e8bf9.js"><link rel="prefetch" href="/assets/js/11.80547704.js"><link rel="prefetch" href="/assets/js/12.72a7fd99.js"><link rel="prefetch" href="/assets/js/13.58d92481.js"><link rel="prefetch" href="/assets/js/14.f4f777d7.js"><link rel="prefetch" href="/assets/js/15.c4435a52.js"><link rel="prefetch" href="/assets/js/16.bb1a54b2.js"><link rel="prefetch" href="/assets/js/17.ca5086c4.js"><link rel="prefetch" href="/assets/js/18.7a6658a2.js"><link rel="prefetch" href="/assets/js/19.4bcd11ee.js"><link rel="prefetch" href="/assets/js/20.032a5bd9.js"><link rel="prefetch" href="/assets/js/21.738c1bd1.js"><link rel="prefetch" href="/assets/js/22.29f69363.js"><link rel="prefetch" href="/assets/js/23.cc44d2e1.js"><link rel="prefetch" href="/assets/js/24.5fb3d478.js"><link rel="prefetch" href="/assets/js/25.2a410d15.js"><link rel="prefetch" href="/assets/js/27.2a095c41.js"><link rel="prefetch" href="/assets/js/28.d1d73db1.js"><link rel="prefetch" href="/assets/js/29.307528cb.js"><link rel="prefetch" href="/assets/js/3.264a5ba0.js"><link rel="prefetch" href="/assets/js/30.53917893.js"><link rel="prefetch" href="/assets/js/31.dce235d3.js"><link rel="prefetch" href="/assets/js/32.755cf2bb.js"><link rel="prefetch" href="/assets/js/33.0603e7af.js"><link rel="prefetch" href="/assets/js/34.463abfc9.js"><link rel="prefetch" href="/assets/js/35.0bd02f64.js"><link rel="prefetch" href="/assets/js/36.bbee428c.js"><link rel="prefetch" href="/assets/js/37.da009473.js"><link rel="prefetch" href="/assets/js/38.7fe5470c.js"><link rel="prefetch" href="/assets/js/39.c7d8bb3a.js"><link rel="prefetch" href="/assets/js/4.0aa30bce.js"><link rel="prefetch" href="/assets/js/40.4df8e834.js"><link rel="prefetch" href="/assets/js/41.9afa3db8.js"><link rel="prefetch" href="/assets/js/42.6c724c24.js"><link rel="prefetch" href="/assets/js/43.36d8f783.js"><link rel="prefetch" href="/assets/js/44.bfd11d31.js"><link rel="prefetch" href="/assets/js/45.bf5abdef.js"><link rel="prefetch" href="/assets/js/46.c95cdb06.js"><link rel="prefetch" href="/assets/js/47.1e467ffa.js"><link rel="prefetch" href="/assets/js/48.b00515b6.js"><link rel="prefetch" href="/assets/js/49.2cd75d06.js"><link rel="prefetch" href="/assets/js/5.284cb3d3.js"><link rel="prefetch" href="/assets/js/50.0833c178.js"><link rel="prefetch" href="/assets/js/51.037b39e3.js"><link rel="prefetch" href="/assets/js/6.8fb96d4e.js"><link rel="prefetch" href="/assets/js/7.25bc3556.js"><link rel="prefetch" href="/assets/js/8.3ae56de0.js"><link rel="prefetch" href="/assets/js/9.bda4fe18.js">
    <link rel="stylesheet" href="/assets/css/0.styles.7579a672.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" aria-current="page" class="active sidebar-link">18.Verilog HDL序列信号发生器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_18/#_1-基本概念" class="sidebar-link">1. 基本概念</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_18/#_2-移位寄存器型" class="sidebar-link">2. 移位寄存器型</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_18/#verilog-示例" class="sidebar-link">Verilog 示例</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_18/#_3-反馈组合型" class="sidebar-link">3. 反馈组合型</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_18/#verilog-框架" class="sidebar-link">Verilog 框架</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_18/#_4-计数器型" class="sidebar-link">4. 计数器型</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_18/#verilog-示例-2" class="sidebar-link">Verilog 示例</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_18/#_5-小结" class="sidebar-link">5. 小结</a></li></ul></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-13</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">18.Verilog HDL序列信号发生器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="序列信号发生器-数字电路的-节奏编曲器"><a href="#序列信号发生器-数字电路的-节奏编曲器" class="header-anchor">#</a> <strong>序列信号发生器：数字电路的“节奏编曲器”</strong></h1> <h2 id="_1-基本概念"><a href="#_1-基本概念" class="header-anchor">#</a> <strong>1. 基本概念</strong></h2> <p>序列信号发生器是能按照<strong>预设规律</strong>产生一串二进制信号的时序电路。<br>
它常用于通信码型生成、测试波形输出、序列控制等场景。</p> <p>常见实现方式有三种：</p> <ol><li><strong>移位寄存器型</strong></li> <li><strong>反馈组合型</strong></li> <li><strong>计数器型</strong></li></ol> <hr> <h2 id="_2-移位寄存器型"><a href="#_2-移位寄存器型" class="header-anchor">#</a> <strong>2. 移位寄存器型</strong></h2> <ul><li><strong>原理</strong>：把整个序列<strong>直接存储</strong>在寄存器中，通过移位依次输出。</li> <li><strong>优点</strong>：速度快，实现简单。</li> <li><strong>缺点</strong>：需要较多触发器（存储量大），不适合超长序列。</li></ul> <h3 id="verilog-示例"><a href="#verilog-示例" class="header-anchor">#</a> <strong>Verilog 示例</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> seq_gen_shift #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">8</span>          <span class="token comment">// 序列位数</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> seq_init<span class="token punctuation">,</span> <span class="token comment">// 序列初始值</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> seq_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> shift_reg<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            shift_reg <span class="token operator">&lt;=</span> seq_init<span class="token punctuation">;</span>                 <span class="token comment">// 加载序列</span>
        <span class="token keyword">else</span>
            shift_reg <span class="token operator">&lt;=</span> <span class="token operator">{</span>shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span> <span class="token comment">// 循环移位</span>
    <span class="token keyword">end</span>

    <span class="token keyword">assign</span> seq_out <span class="token operator">=</span> shift_reg<span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>  <span class="token comment">// 输出最高位</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br></div></div><h2 id="_3-反馈组合型"><a href="#_3-反馈组合型" class="header-anchor">#</a> <strong>3. 反馈组合型</strong></h2> <ul><li><p><strong>原理</strong>：用移位寄存器+组合逻辑反馈实现序列生成。</p></li> <li><p><strong>优点</strong>：存储量小，可产生长序列（典型如 LFSR）。</p></li> <li><p><strong>设计步骤</strong>：</p> <ol><li><p>根据序列长度 <code>M</code> 确定寄存器位数 <code>N</code>。</p></li> <li><p>列出状态序表。</p></li> <li><p>根据序列规律推导<strong>反馈函数</strong>。
例如：</p> <div class="language-ini line-numbers-mode"><pre class="language-ini"><code><span class="token key attr-name">F</span> <span class="token punctuation">=</span> <span class="token value attr-value">Q3 + Q0·Q1 + Q2·Q3</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div><p>表示反馈信号由这几个触发器状态组合而成。</p></li></ol></li></ul> <h3 id="verilog-框架"><a href="#verilog-框架" class="header-anchor">#</a> <strong>Verilog 框架</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> seq_gen_feedback <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> F<span class="token punctuation">;</span> <span class="token comment">// 反馈信号</span>

    <span class="token keyword">assign</span> F <span class="token operator">=</span> Q<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span>Q<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> Q<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>Q<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> Q<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 示例反馈函数</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            Q <span class="token operator">&lt;=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>             <span class="token comment">// 初始状态</span>
        <span class="token keyword">else</span>
            Q <span class="token operator">&lt;=</span> <span class="token operator">{</span>Q<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> F<span class="token operator">}</span><span class="token punctuation">;</span>         <span class="token comment">// 移位 + 反馈</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br></div></div><hr> <h2 id="_4-计数器型"><a href="#_4-计数器型" class="header-anchor">#</a> <strong>4. 计数器型</strong></h2> <ul><li><strong>原理</strong>：用计数器按顺序切换状态，然后通过组合逻辑生成所需输出。</li> <li><strong>优点</strong>：实现灵活，可生成任意规律信号。</li> <li><strong>缺点</strong>：对于非常长序列，组合逻辑可能复杂。</li></ul> <h3 id="verilog-示例-2"><a href="#verilog-示例-2" class="header-anchor">#</a> <strong>Verilog 示例</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> seq_gen_counter #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> M <span class="token operator">=</span> <span class="token number">8</span> <span class="token comment">// 序列长度</span>
<span class="token punctuation">)</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  seq_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token kernel-function property">$clog2</span><span class="token punctuation">(</span>M<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cnt<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            cnt <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>cnt <span class="token operator">==</span> M<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
            cnt <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            cnt <span class="token operator">&lt;=</span> cnt <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token comment">// 根据计数值输出序列（示例：预定义8位序列 10110011）</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>cnt<span class="token punctuation">)</span>
            <span class="token number">0</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">1</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">2</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">3</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">4</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">5</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">6</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
            <span class="token number">7</span><span class="token punctuation">:</span> seq_out <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br></div></div><hr> <h2 id="_5-小结"><a href="#_5-小结" class="header-anchor">#</a> <strong>5. 小结</strong></h2> <ul><li><strong>移位寄存器型</strong>：直接存储，速度快，占用面积大。</li> <li><strong>反馈组合型</strong>：存储少，可产生长序列，典型应用是 LFSR。</li> <li><strong>计数器型</strong>：灵活，但输出逻辑可能复杂。</li></ul> <blockquote><p>不同实现方式，就像不同的编曲手法——目标曲子一样，但乐器选择和演奏方式不同。</p></blockquote></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/31, 21:36:31</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_17/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">17.Verilog HDL移位寄存器</div></a> <a href="/pages/Verilog_19/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">19.Verilog HDL有限状态机（FSM）设计基础</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_17/" class="prev">17.Verilog HDL移位寄存器</a></span> <span class="next"><a href="/pages/Verilog_19/">19.Verilog HDL有限状态机（FSM）设计基础</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.2e3be69d.js" defer></script><script src="/assets/js/2.9bb8c13a.js" defer></script><script src="/assets/js/26.b1a6302a.js" defer></script>
  </body>
</html>
