#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 13:10:29 2025
# Process ID         : 35728
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests
# Command line       : vivado.exe -mode batch -source run_synthesis.tcl -tclargs
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 3221 MB
# Total Virtual      : 53842 MB
# Available Virtual  : 21575 MB
#-----------------------------------------------------------
source run_synthesis.tcl
# set module_list {}
# set module_file ""
# set part_name "xc7z020clg484-1"
# set rtl_dir "../rtl"
# set nthreads 32
# set report_dir "./reports"
# set fast_mode 1  
# for {set i 0} {$i < $argc} {incr i} {
#     set arg [lindex $argv $i]
#     switch -exact -- $arg {
#         "-modules" {
#             incr i
#             set module_list [lindex $argv $i]
#         }
#         "-module_file" {
#             incr i
#             set module_file [lindex $argv $i]
#         }
#         "-part" {
#             incr i
#             set part_name [lindex $argv $i]
#         }
#         "-rtl_dir" {
#             incr i
#             set rtl_dir [lindex $argv $i]
#         }
#         "-nthreads" {
#             incr i
#             set nthreads [lindex $argv $i]
#         }
#     }
# }
# file mkdir $report_dir
# set summary_file [open "$report_dir/synthesis_summary.csv" "w"]
# puts $summary_file "Module,LUTs,Registers,DSPs,BRAMs"
# close $summary_file
# if {$module_file != ""} {
#     if {[file exists $module_file]} {
#         set fp [open $module_file r]
#         set module_list {}
#         while {[gets $fp line] >= 0} {
#             set line [string trim $line]
#             if {$line != "" && [string index $line 0] != "#"} {
#                 lappend module_list $line
#             }
#         }
#         close $fp
#         puts "Loaded modules from file: $module_file"
#     } else {
#         puts "Error: Module file not found: $module_file"
#     }
# }
# if {[llength $module_list] == 0} {
#     puts "No module list specified, searching for all top modules in rtl directory..."
#     set verilog_files [glob -nocomplain "$rtl_dir/*.v" "$rtl_dir/*.sv"]
#     
#     foreach file $verilog_files {
#         set filename [file tail $file]
#         set module_name [file rootname $filename]
#         lappend module_list $module_name
#     }
# }
No module list specified, searching for all top modules in rtl directory...
# puts "Synthesizing the following modules: $module_list"
Synthesizing the following modules: lut_multiplier_no_dsp_quantization quantize_array
# puts "Using FPGA part: $part_name"
Using FPGA part: xc7z020clg484-1
# puts "RTL files directory: $rtl_dir"
RTL files directory: ../rtl
# puts "Using thread count: $nthreads"
Using thread count: 32
# foreach module $module_list {
#     puts "\n========================================="
#     puts "Starting synthesis for module: $module"
#     puts "=========================================\n"
#     
#     # Create module project directory
#     set proj_dir "./${module}_proj"
#     file mkdir $proj_dir
#     
#     # Create project
#     create_project ${module}_proj $proj_dir -part $part_name -force
#     set_property target_language Verilog [current_project]
#     
#     # Add all rtl files
#     add_files -norecurse [glob -nocomplain "$rtl_dir/*.v" "$rtl_dir/*.sv"]
#     update_compile_order -fileset sources_1
#     
#     # Set top module
#     set_property top $module [current_fileset]
#     
#     # Set synthesis options
#     set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#     
#     # Run synthesis
#     puts "Synthesizing module $module..."
#     reset_run synth_1
#     launch_runs synth_1 -jobs $nthreads
#     wait_on_run synth_1
#     
#     # Check if synthesis was successful
#     if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#         puts "Error: Module $module synthesis failed!"
#         close_project
#         continue
#     }
#     
#     # Create module report directory
#     set module_report_dir "$report_dir/$module"
#     file mkdir $module_report_dir
#     
#     # Generate utilization report directly from the synthesis run
#     set utilization_rpt "$module_report_dir/utilization_synth.rpt"
#     open_run synth_1
#     report_utilization -file $utilization_rpt
#     
#     # Extract resource usage from the utilization report
#     set lut_count 0
#     set reg_count 0
#     set dsp_count 0
#     set bram_count 0
#     
#     # Parse the utilization report file to extract resource counts
#     if {[file exists $utilization_rpt]} {
#         set fp [open $utilization_rpt r]
#         set report_content [read $fp]
#         close $fp
#         
#         # Extract LUT usage
#         if {[regexp {CLB LUTs\*\s+\|\s+(\d+)} $report_content match lut_count]} {
#             puts "LUTs: $lut_count"
#         }
#         
#         # Extract register usage
#         if {[regexp {CLB Registers\s+\|\s+(\d+)} $report_content match reg_count]} {
#             puts "Registers: $reg_count"
#         }
#         
#         # Extract DSP usage
#         if {[regexp {DSPs\s+\|\s+(\d+)} $report_content match dsp_count]} {
#             puts "DSPs: $dsp_count"
#         }
#         
#         # Extract BRAM usage
#         if {[regexp {Block RAM Tile\s+\|\s+(\d+\.?\d*)} $report_content match bram_count]} {
#             puts "BRAMs: $bram_count"
#         }
#     }
#     
#     # Add to summary CSV
#     set summary_file [open "$report_dir/synthesis_summary.csv" "a"]
#     puts $summary_file "$module,$lut_count,$reg_count,$dsp_count,$bram_count"
#     close $summary_file
#     
#     # Save checkpoint
#     write_checkpoint -force "$module_report_dir/post_synth.dcp"
#     
#     # Close project
#     close_project
#     
#     puts "\nModule $module synthesis and resource report completed"
# }

=========================================
Starting synthesis for module: lut_multiplier_no_dsp_quantization
=========================================

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/lut_multiplier_no_dsp_quantization_proj'
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 657.137 ; gain = 228.004
Synthesizing module lut_multiplier_no_dsp_quantization...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu May 15 13:10:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/lut_multiplier_no_dsp_quantization_proj/lut_multiplier_no_dsp_quantization_proj.runs/synth_1/runme.log
[Thu May 15 13:10:42 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log lut_multiplier_no_dsp_quantization.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lut_multiplier_no_dsp_quantization.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 15 13:10:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lut_multiplier_no_dsp_quantization.tcl -notrace
Command: synth_design -top lut_multiplier_no_dsp_quantization -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9072
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1128.098 ; gain = 469.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lut_multiplier_no_dsp_quantization' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
WARNING: [Synth 8-7129] Port b[31] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.465 ; gain = 574.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.465 ; gain = 574.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.465 ; gain = 574.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.465 ; gain = 574.469
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              16x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port b[31] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.980 ; gain = 824.984
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.980 ; gain = 824.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.980 ; gain = 824.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT2   |   179|
|3     |LUT3   |    36|
|4     |LUT4   |    46|
|5     |LUT5   |    58|
|6     |LUT6   |   342|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   729|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1657.992 ; gain = 998.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1710.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 825c7588
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.957 ; gain = 1155.910
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2108.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/lut_multiplier_no_dsp_quantization_proj/lut_multiplier_no_dsp_quantization_proj.runs/synth_1/lut_multiplier_no_dsp_quantization.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lut_multiplier_no_dsp_quantization_utilization_synth.rpt -pb lut_multiplier_no_dsp_quantization_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 13:11:17 2025...
[Thu May 15 13:11:17 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 672.586 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 933.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.938 ; gain = 371.352
DSPs: 0
BRAMs: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/reports/lut_multiplier_no_dsp_quantization/post_synth.dcp' has been generated.

Module lut_multiplier_no_dsp_quantization synthesis and resource report completed

=========================================
Starting synthesis for module: quantize_array
=========================================

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj'
Synthesizing module quantize_array...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu May 15 13:11:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1/runme.log
[Thu May 15 13:11:29 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log quantize_array.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source quantize_array.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 15 13:11:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source quantize_array.tcl -notrace
Command: synth_design -top quantize_array -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19852
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1128.574 ; gain = 468.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'quantize_array' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lut_multiplier_no_dsp_quantization' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'quantize_array' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:1]
WARNING: [Synth 8-7137] Register pixel_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register qtable_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7129] Port b[31] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.430 ; gain = 609.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.430 ; gain = 609.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.430 ; gain = 609.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'quantize_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'quantize_array'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.535 ; gain = 642.961
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 72    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              16x32  Multipliers := 8     
+---Muxes : 
	  65 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 55    
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 51    
	   8 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.219 ; gain = 857.645
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.219 ; gain = 857.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.219 ; gain = 857.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    55|
|2     |LUT1   |     2|
|3     |LUT2   |   109|
|4     |LUT3   |    15|
|5     |LUT4   |    72|
|6     |LUT5   |    58|
|7     |LUT6   |   285|
|8     |MUXF7  |    32|
|9     |FDCE   |    93|
|10    |FDPE   |     1|
|11    |FDRE   |    42|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------------------+------+
|      |Instance               |Module                             |Cells |
+------+-----------------------+-----------------------------------+------+
|1     |top                    |                                   |   764|
|2     |  \GEN_MULTS[7].u_mul  |lut_multiplier_no_dsp_quantization |   502|
+------+-----------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.336 ; gain = 1038.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.336 ; gain = 1038.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.336 ; gain = 1038.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1751.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7304a0ed
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1855.734 ; gain = 1198.148
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2160.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1/quantize_array.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file quantize_array_utilization_synth.rpt -pb quantize_array_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 13:12:10 2025...
[Thu May 15 13:12:14 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1613.797 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1613.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

DSPs: 0
BRAMs: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1633.809 ; gain = 0.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/reports/quantize_array/post_synth.dcp' has been generated.

Module quantize_array synthesis and resource report completed
# if {!$fast_mode} {
#     # Create comparison report
#     puts "\nGenerating HTML synthesis comparison report..."
#     
#     # Create HTML report
#     set html_report [open "$report_dir/synthesis_comparison.html" "w"]
#     
#     puts $html_report "<!DOCTYPE html>
#     <html>
#     <head>
#         <title>Vivado Synthesis Comparison Report</title>
#         <style>
#             body { font-family: Arial, sans-serif; margin: 20px; }
#             h1 { color: #333366; }
#             table { border-collapse: collapse; width: 100%; margin-top: 20px; }
#             th, td { border: 1px solid #ddd; padding: 8px; text-align: right; }
#             th { background-color: #f2f2f2; text-align: center; }
#             tr:nth-child(even) { background-color: #f9f9f9; }
#             tr:hover { background-color: #f1f1f1; }
#             th:first-child, td:first-child { text-align: left; }
#             .best { background-color: #d4edda; }
#         </style>
#     </head>
#     <body>
#         <h1>Vivado Synthesis Comparison Report</h1>
#         <p>FPGA Part: $part_name</p>
#         <p>Generated: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]</p>
#         <table>
#             <tr>
#                 <th>Module</th>
#                 <th>LUTs</th>
#                 <th>Registers</th>
#                 <th>DSP</th>
#                 <th>BRAM</th>
#             </tr>"
#     
#     # Read CSV file and add to HTML table
#     set csv_file [open "$report_dir/synthesis_summary.csv" "r"]
#     gets $csv_file header
#     set rows {}
#     
#     # Read all lines into memory
#     while {[gets $csv_file line] >= 0} {
#         lappend rows [split $line ","]
#     }
#     close $csv_file
#     
#     # Find best values for each column
#     set best_lut [lindex [lsort -real -index 1 $rows] 0 0]
#     set best_reg [lindex [lsort -real -index 2 $rows] 0 0]
#     set best_dsp [lindex [lsort -real -index 3 $rows] 0 0]
#     set best_bram [lindex [lsort -real -index 4 $rows] 0 0]
#     
#     # Write rows to HTML
#     foreach row $rows {
#         set module [lindex $row 0]
#         set luts [lindex $row 1]
#         set regs [lindex $row 2]
#         set dsps [lindex $row 3]
#         set brams [lindex $row 4]
#         
#         puts $html_report "        <tr>"
#         puts $html_report "            <td>$module</td>"
#         puts $html_report "            <td[expr {$module == $best_lut ? " class=\"best\"" : ""}]>$luts</td>"
#         puts $html_report "            <td[expr {$module == $best_reg ? " class=\"best\"" : ""}]>$regs</td>"
#         puts $html_report "            <td[expr {$module == $best_dsp ? " class=\"best\"" : ""}]>$dsps</td>"
#         puts $html_report "            <td[expr {$module == $best_bram ? " class=\"best\"" : ""}]>$brams</td>"
#         puts $html_report "        </tr>"
#     }
#     
#     puts $html_report "    </table>
#     </body>
#     </html>"
#     
#     close $html_report
# }
# puts "\nSynthesis test completed!"

Synthesis test completed!
# puts "Summary report located at: $report_dir/synthesis_summary.csv"
Summary report located at: ./reports/synthesis_summary.csv
# if {!$fast_mode} {
#     puts "Comparison report located at: $report_dir/synthesis_comparison.html"
# }
# puts "Detailed reports in each module's report directory"
Detailed reports in each module's report directory
INFO: [Common 17-206] Exiting Vivado at Thu May 15 13:12:20 2025...
