================================================================================ 
Commit: 3866e1b83b8cc4277a801e6721de3ea9c38eee96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:42:12 2021 +0530 
-------------------------------------------------------------------------------- 
Cat error appears after set Platform Debug Consent (All + TraceHub)

Correct ICTOT/ISTOT programming

Hsd-es-id: 1509074198
Original commit date: Wed Apr 14 22:41:15 2021 +0800
Change-Id: I83ca3806354b2abbf84d6413244070ed9e4e0c9e
Original commit hash: b976485359f205432df8708ee68b5b48d8a0e6f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c

================================================================================ 
Commit: 059633a47f8f0b8f07ffe502a621577eae0f2ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:42:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][Regression]The residency of PC10 and SLP_S0 and S0i3 values can't meet target with daily BIOS on AC mode

Disable DCI modphy PG override for ADPP when debug is enabled(from IFWI) and no DCI OOB 4-wire connection, which only applies to ADPP.

Hsd-es-id: 1509062046
Original commit date: Wed Apr 14 15:59:23 2021 +0800
Change-Id: I7aaf0834254fcbd840e7802f50fad43f824629b0
Original commit hash: c11df2d9e0d36451119e566cdb9c3353b4bd5466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

================================================================================ 
Commit: 1d6b3016feb6f6270868f9dea0d74257ee4f690f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:42:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Wrong text in BIOS setting for Solar

Correcting Index value and Typo in Solar.

Hsd-es-id: 22012629262
Original commit date: Fri Apr 9 14:55:30 2021 +0530
Change-Id: I8488aaa3600f734e092abf5a4301600c654912c2
Original commit hash: 43ecc5ffd076705a47f5762b1bea6e2e226ed200

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 4aeef2eb841612a339b791c5deaf3d49fb8e7456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:42:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Get STATUS_ACPI_INVALID_INDEX error when try to read EWRD

When trying to read EWRD table, system throws - "0xC0140004 STATUS_ACPI_INVALID_INDEX
An attempt was made to access an array outside its bounds".

Hsd-es-id: 1308598730
Original commit date: Wed Mar 31 11:43:28 2021 +0530
Change-Id: Ia75470ccffa6d39a4639a98e3df8d581464f0aee
Original commit hash: 7cc14f581c15555dc287115ae032ad77f2d2fdfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl

================================================================================ 
Commit: 9fabc070903531e573b147fc05b3bacb175bc1b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:42:05 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: Add GPIO Override support for SATA

Add GPIO Override support for SATA gpio programming.
Ideally when Gpio Override UPD is set FSP should not program
any GPIO. But right now SATA gpio is getting programed even
GPIO Override UPD is set.

Hsd-es-id: 16013029106
Original commit date: Tue Mar 30 20:53:12 2021 +0530
Change-Id: I143d6588ed9ee861a7417d84391520d00935f7df
Original commit hash: d6868939fa8793b26a3ef98c3ce4f72b657a736e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c

================================================================================ 
Commit: 872b877804de4ca8d36238e79aa529c734ef759e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Apr 14 01:29:35 2021 -0700
Change-Id: I7f9c6c679b7d3509fc788f0cdacc4766787ba435
Original commit hash: 2de246a05cac82031dea02a37d6e882809b4e2f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61faf58d6a8defbeca271a3fac74315b280680a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:57 2021 +0530 
-------------------------------------------------------------------------------- 
ADL/MTL: Simplify microcode related PCD usage

Today there are following duplicated PCDs for microcode location:

* IntelFsp2WrapperPkg:
  PcdCpuMicrocodePatchAddress
  PcdCpuMicrocodePatchRegionSize
  PcdFlashMicrocodeOffset

* MinPlatformPkg
  PcdFlashFvMicrocodeOffset
  PcdFlashFvMicrocodeBase = $(BIOS_BASE) + PcdFlashFvMicrocodeOffset
  PcdFlashFvMicrocodeSize

* ClientOneSiliconPkg
  PcdFlashMicrocodeFvOffset
  PcdFlashMicrocodeFvBase = $(BIOS_BASE) + PcdFlashMicrocodeFvOffset
  PcdFlashMicrocodeFvSize
  PcdFlashMicrocodeOffset

The duplication caused confusion to platform developers.
The change simplify the platform code to only use following PCDs:
* MinPlatformPkg
  PcdFlashFvMicrocodeOffset
  PcdFlashFvMicrocodeBase = $(BIOS_BASE) + PcdFlashFvMicrocodeOffset
  PcdFlashFvMicrocodeSize
  PcdMicrocodeOffsetInFv <NEW>

Hsd-es-id: 22012666541
Original commit date: Fri Apr 9 16:59:56 2021 +0800
Change-Id: I1a81a83e7a853d9e216fd8130997b561ee5f5c82
Original commit hash: 8b2ef8c7eb539df9dac530c65f0721f0d58ed511

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosInfo/BiosInfo.c
AlderLakeBoardPkg/BiosInfo/BiosInfo.inf
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeBoardPkg/Tools/GenFlashmap/GenFlashmap.py
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
AlderLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
AlderLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
AlderLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: de3be52d9184e3c17658a9e3e3aa1eac4676160a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][GCS] Connected standby enabling

Correct the GPIO setting of WIFI and TouchPad to avoid interrupt event caused connected standby fail.

Hsd-es-id: 16012979338
Original commit date: Wed Apr 14 14:49:12 2021 +0800
Change-Id: I15a6628f0373e5fe92c06f30dea69201d2786569
Original commit hash: dcc1c344fcbcf0871f49c83942353a9af243eea2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: d0bee5a2210b5186c6a09463ff8ba76175d692bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M][Security] : While waking from S3 ,SUT getting restart in TBOOT environment using PTT and DTPM.
- Added function to restore IPU BAR for S3 resume.

Hsd-es-id: 16013025095
Original commit date: Wed Mar 31 13:27:28 2021 +0530
Change-Id: I5970ba9bd75a22ba3135b6962bf9ee9f5f80184e
Original commit hash: 86bb02d338f9cf28ba5283589ce1433c4808f684

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/DxeIpuInit.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLibNull/DxeIpuInitNull.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: df2f9132c8d733483e724ebe23797d6b22de54b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:45 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Remove code under CsmFlag and obsolete the policy
-Deprecate CsmFlag from SI_CONFIG
-Remove code using this policy as it is not supported anymore

Hsd-es-id: 16013069405
Original commit date: Wed Apr 7 18:17:35 2021 +0530
Change-Id: I378db6296400e9d921073ce10db9705151f19df9
Original commit hash: bd98421a1ba6070e7a7321a253b0281828e15886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.inf

================================================================================ 
Commit: e5ab537ccf84ca916a222b96189e138e1af0d695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] BIOS setup exposes CPU DLVR unsupported mode

Correcttion added for DLVR setup knob.

Hsd-es-id: 22012823618
Original commit date: Wed Apr 7 21:45:01 2021 -0700
Change-Id: I42549758f635489bbdec2ec96f6eb293c121ddbd
Original commit hash: 77a8529769969f22b7c799a51a3b9278d000643f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c72bd975db4a85c17e5df3d14a1dcc2957faac29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2162_00

Hsd-es-id: N/A
Original commit date: Tue Apr 13 17:49:48 2021 -0700
Change-Id: Ifb900b326ad9b2c5f1458afc5b68cfb745616789
Original commit hash: c8c101d1db666d6ee3757bf5eac62523df9c5445

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f02990cb2a3228d0452f99b5c74cfdd7a8100c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:11 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg\Features\Acpi\AcpiTables\DBG2; Add support for Serial IO UART with Power Gating capabilities for Windows Kernel Debugger that allow S0iX entry and WindBg capabilites.

- Added BIOS option for Serial Io UART Debug Power Gating when selected as Kernel Debugger.

Hsd-es-id: 22012852413
Original commit date: Mon Apr 12 14:25:02 2021 -0700
Change-Id: Ie934336e45aa8688174dac97d606e8a281395ca5
Original commit hash: 65a9d5d4cdaf845735255cbc5fbae46a025ee2b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 904d826f75b23620b59d8753ea8a09ba2bd7cc5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:06 2021 +0530 
-------------------------------------------------------------------------------- 
Merge SW CM POC drop to ADL-P/M

enhance code.

Hsd-es-id: 22012163654
Original commit date: Tue Apr 13 13:45:37 2021 +0800
Change-Id: I3c28bfa2537499cd000d99c869a3b816a3664e2d
Original commit hash: 7014eb758601f1d7a85987bb7b3057cc2c78a42e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c

================================================================================ 
Commit: 7468671932d77099a2dca540c6490863e9ad0b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Apr 13 01:35:43 2021 -0700
Change-Id: I9c8e294a6b95ccc7f69339cc78f35d9c3a2f845b
Original commit hash: 3c6ffc8535cdc544e8d6d50d6008c7f6ae0a196f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c1fc7b34369f6bada987351016b5165c95415f62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:41:01 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInfoLib: HdaIsAudioIDispTmodeSupported function removal

PchInfoLib is a public library and should contain only necessary interfaces.
Tmode support check has been moved to the SoC layer.

Hsd-es-id: 18015646272
Original commit date: Thu Apr 8 13:00:00 2021 +0200
Change-Id: I7602d4d690bb96f5328bf5d8698ebb3ef678397a
Original commit hash: f955c05cea3b5b175903decfac7d0a7db99f3eeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 402d38f65eb98d6f04a80ec5dd0f06bafbd1384d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:55 2021 +0530 
-------------------------------------------------------------------------------- 
Cpu/PeiCpuInitLib: Consume MicrocodeLib in UefiCpuPkg

The change updates PeiCpuInitLib to consume the MicrocodeLib for
microcode reload.

It cleans some dead code related to microcode in CpuPlatformLibrary.

[
Hsd-es-id: 1509061254
Original commit date: Thu Apr 1 22:52:12 2021 +0800
Change-Id: Id88665f7d0bebaa1ac1dc8b72c26b2ff761d74cd
Original commit hash: 4d41db393ce414681138e244115edb4704448411

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: f3ead8e2cac912a95fc6dce18e764bd69b32fbd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] used AsmXGetBv/AsmXSetBv to replace AsmReadXcr/AsmWriteXcr

Edk2 baselib included AsmXGetBv/AsmXSetBv from commit id
841c07b08134f124bbb99a48174783e8f1eaac4d, so AsmReadXcr/AsmWriteXcr
could be removed due to they are the same with AsmXGetBv/AsmXSetBv

Hsd-es-id: 1509061716
Original commit date: Mon Apr 12 15:09:31 2021 +0800
Change-Id: I54a3de5a7101af19f552e0701ed0e9157133b248
Original commit hash: 568781dae61bebac440091d95382fa8e041d7ec0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Ia32/ReadXcr.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Ia32/WriteXcr.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf

================================================================================ 
Commit: f40de1dda2ec7713c86b573f3f7fa556a83b641b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PORT FROM TGL][ADL] Add 2s delay in FmpDevice for retimer capsule update

Hsd-es-id: 16011338816
Original commit date: Fri Apr 9 15:52:32 2021 +0800
Change-Id: Ia26e03f7bb97a8ce1dec12b3f0ec221cb7578aa9
Original commit hash: f28f8360f2535f24b97701205fbd74ca30eee98b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf

================================================================================ 
Commit: c0d9d9dc735eb485fd285915be9b1067505b2932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI"

This reverts commit a8d9c1fc1c5981404f2b915137f7e3d130ce6b2f.

Wed Apr 14 16:22:54 2021 +0530
Original commit date: Wed Apr 14 16:22:54 2021 +0530
Original commit hash: b7b2e331cc5ac38d12480228198491ff37768362

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 46cdd1413de725494e8455376fc2ffe3e0fec027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2162_00"

This reverts commit e8bcb75523a68338c8d5db94736e37ab433da1f8.

Wed Apr 14 16:22:39 2021 +0530
Original commit date: Wed Apr 14 16:22:39 2021 +0530
Original commit hash: 1684633aead325dfeeb1479d4b1242d245883825

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe8ac42fb44a36dcc331ff0d43ac5d59a8a104f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2162_00

Hsd-es-id: N/A
Original commit date: Tue Apr 13 17:47:11 2021 -0700
Change-Id: I6253bf2140b2858cc090ce01e8993eaf62508a9c
Original commit hash: e8bcb75523a68338c8d5db94736e37ab433da1f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10c46605d75446089ed6547da6581dd791e1dde7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Apr 13 01:32:43 2021 -0700
Change-Id: I43b84c7c290d4d6b49e380be303df7fca28341ec
Original commit hash: a8d9c1fc1c5981404f2b915137f7e3d130ce6b2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fecf5816aee1f28488c44d12480fea7d186c4c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:25 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] BIOS exposing by default a LPC SuperIO legacy COM port ( ACPI\PNP0501 - \_SB.PC00.LPCB.H8S2.UAR9 )"

This reverts commit a66cf9408416a21a608b5c59bc7547c868922ee7.

Hsd-es-id: 1308601698
Original commit date: Mon Apr 12 03:50:41 2021 -0700
Change-Id: I6aeca2bf64892a4a8171e8afff44328bd8955d22
Original commit hash: 510195d1dd782d82523cbd1ac22f45517ccabdea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: d0f3cdbe698e30aee915788bf47115fdbf54d876 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] AVX 3 should be disabled by default

FIX: AVX should be enable and only AVX 3 should be disable.

Hsd-es-id: 16013000537
Original commit date: Mon Apr 12 13:34:48 2021 +0800
Change-Id: I43e3414d78be333a5d434fda57ad6ae966661b22
Original commit hash: 0ff66086d8e5495f0901b51ea2cfd99ffdbd57ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 6ea28a96b75aa6311a5d2fc40a9da2eab78d695f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][Gen2][Chasmfalls] Debug BIOS on Release baseline to do the capsule update would enter the recovery mode

[Description]
Resiliency BIOS do the capsule update with debug BIOS
and release BIOS baseline. WDT timer has no chance to
disable it during new debug BIOS load default and would
enter the recovery mode.

[Bug-Fixes]
1. Extend the WDT timer from 10 to 30 second.
   Make it has chance to disable WDT.
2. Insert a debug message "Disarm EC WDT." to make sure
   WDT timer has been disabled.
3. Update the copyright year to 2021.

[Impacted Platform]
ADL

Hsd-es-id: 16013064044
Original commit date: Wed Apr 7 11:05:04 2021 +0800
Change-Id: Ie3c4d3b9097b8b68da11122bde39b9967e2187af
Original commit hash: eaf075fe21b40cbd5f462ca6829a3071fa251c4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: fce8a6bcd4ca5e3b6bad2f3755120911979be71c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2161_00

Hsd-es-id: N/A
Original commit date: Mon Apr 12 17:52:53 2021 -0700
Change-Id: I0954dbd7229f10367ed690881d59e5dc2fabcefd
Original commit hash: 471a331f3d38b8ffddc529bd0f0956243d219e4c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0116329668648bb696205abd7cfc57ad739cc06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:07 2021 +0530 
-------------------------------------------------------------------------------- 
SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry

1. Programmed Sata D0 slumber LTR values to 15ms regardless of PSON support at boot time.
2. Set\Clear BIT2 {SATA_IGN} bit in PMC_PWRM_LTR_IGN register during D3 Entry\Exit for SATA controller for both VMD and non VMD case

Hsd-es-id: 16013057960
Original commit date: Thu Feb 18 01:38:05 2021 -0800
Change-Id: Ib8a774a8791d99113c527038a1d7000a48e8a903
Original commit hash: 01057bc0823850f496bfe1be0bed2c3c288e5969

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: de6c74d2138c76c7d7b1151079798f46440c7a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.212

(cherry picked from commit 19ed9e0e1c31667b8a99b959eeaf74be602c77c4)

Mon Apr 12 23:29:05 2021 +0000
Original commit date: Mon Apr 12 23:29:05 2021 +0000
Original commit hash: 6a9911fe42f01f17363d6db1487fe59d4002b655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f9b125c4ceb4a0098ec086ed5fc62ec9f6f16e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:40:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509035750][ADL-s][MrcPhyInitSeq1 update for ClkAlign and Differential DCC]

Changes:
1. Change CLKALIGNCTL0.pimacrosteps in DATA/CCC fubs from 8 to 0xF.
2. Change DATA_CLKALIGNCTL2.d0tosig_offset to 0xDC for steppings > A0.
3. Skip the diff DCC for C0 and also for freq <= 3200 per design recommendation for now.

[
Hsd-es-id: 1509035750
Original commit date: Wed Apr 7 21:02:42 2021 +0800
Change-Id: I2c697fa87460ec5e6b70d4fd4bce9bc2197d7657
Original commit hash: bd5981f470b60cbb312da6256185189e8db3b06e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f83c6bf5fa14ca394ee0832d250dd2dafaf1f9dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.211

(cherry picked from commit 823637dd9e8e988e45edfc7eb7c41c8c6770cfa0)

Mon Apr 12 14:07:04 2021 +0000
Original commit date: Mon Apr 12 14:07:04 2021 +0000
Original commit hash: 1dfc03a1ea82c75387a45c3e91ad8449ae959ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0c52a42f15fdcdc3b141a2cab878ea7a613b922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:41 2021 +0530 
-------------------------------------------------------------------------------- 
RPL-S CPU PCIe Flow Support

Hsd-es-id: 16013117313
Original commit date: Mon Apr 12 12:48:10 2021 +0530
Change-Id: Icc9981677b0c79c4099b26b46278577349b68a5f
Original commit hash: 1fe536f775dc675ca34487093abbc39bc6b24142

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: fc21d669f13e0614b054200a8525d5c4f996d37f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:40 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][22012658861][ADL-S | DDR5 | LP4 | LP5] Wake up DRAM in Warm / S3 flow at the previous SAGV point"

This reverts commit e843f6febb05b6cb629b1703ff3ac82826da60f7.

Hsd-es-id: 1509047508
Original commit date: Mon Apr 12 05:06:08 2021 -0700
Change-Id: I6081ab98c61abb8481d1b0b6c0e117a8c67dcf9a
Original commit hash: 1ccff4356547dfe40266acd038076e820af04879

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 86c747ee1447f95fb064134783e7fa58a4adf1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ME] ME-BIOS flow for PCH.IO mode : Remove PeiDxeSmmPchMpchLib from ADL

1. Remove PeiDxeSmmPchMpchLib from ADL by adding HeciExtLib
2. Move PCH_LEGACY_ID to ME related code and redefine
3. Rename and fix FindMultiPchInfo ()

Hsd-es-id: 18015877205
Original commit date: Mon Mar 29 11:53:14 2021 +0200
Change-Id: I1de70b68ec8a243cec74b8aa5fa71109a65197ff
Original commit hash: a21e73ddd478782db089105b54e9412a5d7f3c1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HeciExtLib/HeciExtLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HeciExtLib/HeciExtLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

================================================================================ 
Commit: ada05ef3eb4d66f6d4ec0d96e73d5c3fe41f3608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.210

(cherry picked from commit c1d9f4cd74bef88704c4273db0b550b2601beef9)

Mon Apr 12 12:19:09 2021 +0000
Original commit date: Mon Apr 12 12:19:09 2021 +0000
Original commit hash: f8a2612879605ed1e23e0486c4016a0fc2056ada

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09d68f8bf00db6ce36af0354712e984081adca7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[bug][1509047508][ADL-P][J1] Boot fail with PC 0E21 on debug BIOS and WR/reboot fail on release bios with daily BIOS 2154_01_762"

This reverts commit 96ab5e3f8dab4e569dd8977851823c9e3e618b46.

Hsd-es-id: 1509047508
Original commit date: Mon Apr 12 03:35:47 2021 -0700
Change-Id: Ib7b157fb0d7b00d6becccd0a3757323f6c1cb132
Original commit hash: 0c017162e2a7f9c37c13558df3a7306020f3541e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f5b6f4b23ed68bd657fcdc732db8fd1b92da1930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:24 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInfoLib: GetUsb2PhyRefFreq function removal

PchInfoLib is a public library and should contain only necessary interfaces.
Usb2 PHY frequency setup has been moved to the SoC layer.

Hsd-es-id: 18015646272
Original commit date: Thu Apr 8 14:01:56 2021 +0200
Change-Id: I500e81c1a8502b7a00908a49615fa7906ab1c292
Original commit hash: dca3b15658030fea27405f3f83230584f6b2f91e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 1199a6e617229b3f684e106f64370652cefc90ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:22 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW14_2021. Part-2

Added below sku
"ADL P 182 28W"
"ADL P 662 28W"
"ADL P 642 28W"

Hsd-es-id: 16013041046
Original commit date: Fri Apr 9 13:23:43 2021 +0530
Change-Id: I3837ad79b18fcb0bb251e5dceaca4fe384d867ae
Original commit hash: 2cc946917f2af74305cdf6197cdce4279c363650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f5de685ff348fe1364900d57cd4df3b71d91882c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Apr 12 01:34:09 2021 -0700
Change-Id: I9c6559ef0a0cc313c3faaf062f6362a49a8a2047
Original commit hash: d4ec2bdd3ff86182397dfad8f6f2976c16f62452

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6e3fb786426ffa8e8cec693b47d884b64e0527d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P GCS]: Battery support for ADL-P GCS

Add ADL-P GCS Board ID for PlatformType and PlatformFlavor.

Hsd-es-id: 16012770648
Original commit date: Fri Apr 9 16:13:16 2021 +0800
Change-Id: Ie3b5f440a16c42a5302450960b8deec1d3164d53
Original commit hash: 9fd5eb6d295a6da7f84aef036b76daef2aca2600

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: e88fc424483069a9aa4694d6882dfe97ad9d323b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.209

(cherry picked from commit 0e55b8220da0f3a21689d8f7e525e70f10302ef1)

Mon Apr 12 07:27:32 2021 +0000
Original commit date: Mon Apr 12 07:27:32 2021 +0000
Original commit hash: 17362d74996e073b3f3abf7b034b45e1ec3df27a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af866c428689de685e81398ffcc14b0fe26ef3e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:10 2021 +0530 
-------------------------------------------------------------------------------- 
Removed MEBX_DATA_HOB - part #2

Fix ADL-N FSP API build error caused by PcdIntegratedMebxSupport

Hsd-es-id: 18013136850
Original commit date: Fri Apr 9 20:29:22 2021 +0800
Change-Id: I356746bed970859ba1c6f9fd0e2af87239b784f3
Original commit hash: 2ee9cbbfb916d3caeecf7e8d4d7f3562026b9941

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: b99073ad7c2b493e27a44d234c48fe1fa17707a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:08 2021 +0530 
-------------------------------------------------------------------------------- 
Memory size Mismatch observed for CPU and PCH Trace Hub in EFI Shell.

Adjust boundary size between 4G until TOUUD.

Hsd-es-id: 16013022367
Original commit date: Thu Apr 8 15:47:46 2021 +0800
Change-Id: I08dadfe9e6c3a5729c6a0d0a339129cda6ddef59
Original commit hash: 917601985079446d5f18f6d2535d2a8be9e26cd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 41fe974d94e866fd20a45825bddc2379c4a7d1f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:39:04 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509047508][ADL-P][J1] Boot fail with PC 0E21 on debug BIOS and WR/reboot fail on release bios with daily BIOS 2154_01_762

Issue: With SAGV enabled, MRC cleans up MRC structures at the end of every SAGV point MRC supposed to run another SAGV point
       and retains at last SAGV point for post MRC processing. With MRC v0.0.1.201 last SAGV point need not be always MrcSaGvPoint4,
       clearing MRC structures if last SAGV point is other than MrcSaGvPoint4 corrupts MRC data required for post MRC processing.

Solution: Clear MRC structures based on MrcIntData->LastSaGvPoint instead of MrcSaGvPoint4

[
Hsd-es-id: 1509047508
Original commit date: Mon Apr 12 11:44:05 2021 +0530
Change-Id: Ia161d4de9ff4aa7d127f2a3fa9a59619f514a147
Original commit hash: 1b7294105b6dad4408a91d7dbfbc6a05c8e81420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 759b15a48baed3d77e8a118811d7fbb2ab3a91a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:52 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Change CpuTimerLib instance to follow new Open source code

Since new Open source code removed the PEI/DXE instances of CpuTimerLib
in UefiCpuPkg and recommend using Base instance instead. Need update
Closed source code to change CpuTimerLib instance to follow new Open
source code.

Hsd-es-id: 1509048597
Original commit date: Fri Apr 9 16:42:37 2021 +0800
Change-Id: If8eca5b05ed7724afc6e943f7fa39cf8e8d2ef53
Original commit hash: 50fbfb2204e823121f2afacdebab33683cff65d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 0d7a9adf38a3202b638c999f352ea848edd86cc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2157_00

Hsd-es-id: N/A
Original commit date: Sun Apr 11 17:51:30 2021 -0700
Change-Id: Id81ca28bfd048880ed28e2597e373a860faeb288
Original commit hash: b5e8f21f3330ae020a117bee81fe88a2dc578f80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa9f447722bc742e2fe7808b33d00581aaf4dff8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 11 01:29:45 2021 -0700
Change-Id: Idba666931aff6bcb969624bb5319096b266f3e99
Original commit hash: 6e8130df4983a310dc1056fb163cb672ab2f58e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cdbbaa93310046a757558141c1593a324b47e337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Create RVP SKU with TCSS Discrete topology / Maple Ridge.

Enable Dual dTBT controller support for ADL-P 2MR RVP Program.
Add Dpin Mux Support as well.

Hsd-es-id: 16013060875
Original commit date: Thu Mar 25 16:45:59 2021 +0530
Change-Id: I80ea1fc031432cd4ed809a6ae6d7fd1a338c95ae
Original commit hash: 27eba6e21c78e9642675703a091e3ff0fee725fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlpDdr5MrRvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 09d4830feacb803634097f8a77a8aa51bb615e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2156_00

Hsd-es-id: N/A
Original commit date: Sat Apr 10 17:49:48 2021 -0700
Change-Id: I04dd0cc3031f1fcc99d1c2a897fe132be804670d
Original commit hash: f22c6c4a7362cb3c2d0b69b5e6cc462f8a9f0f5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35986ebd5f783bcfafeb52f73ecac494fb9a9c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Apr 10 01:29:36 2021 -0700
Change-Id: I7b24b852be573461506153e4cb1cbd65d80a238c
Original commit hash: f7551935120df2d01b2367c96e249b756f4e91d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3db405f8327fcdcdc302e72c5c2abaaa086e07b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.208

(cherry picked from commit b9f19b352de68552834bcbbf6499dfb98b9581d2)

Sat Apr 10 06:04:53 2021 +0000
Original commit date: Sat Apr 10 06:04:53 2021 +0000
Original commit hash: 96e772841963d2e6eabdc09165293c30ef14b6b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b63189a5cd1613bae58c4449a4e8d5416cafcde2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:17 2021 +0530 
-------------------------------------------------------------------------------- 
[Feature][ADL MRC]Post Package Repair for LPDDR4

Adding functionality for LPDDR4 Post Package Repair.
This code contains the repair functionality, but not yet the raster repo
The scanning test will be introduced shortly.

Hsd-es-id: 22012131003
Original commit date: Fri Apr 9 12:03:45 2021 -0700
Change-Id: I57a3c2f44d33be6a42751a3f1dd1e485ca7e4fdc
Original commit hash: be7689bada6efdbac74592ca5a94bd836b83937a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1242904ef02fb7cca598cb695b726627483b6313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:38:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2155_00

Hsd-es-id: N/A
Original commit date: Fri Apr 9 17:50:00 2021 -0700
Change-Id: I80a559fea7323aa1df9c2851b49db142a25f8e3d
Original commit hash: 2acce3c1bdfe2974b10bec4b26d315c617a2902e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a080c366a8a711f9b02e908feba23d8f88a0966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:57 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg\Acpi\AcpiTables\SsdtRtd3; [ADL] RtD3Common.asl updated only for ADL-S GPIOs

- Added ADPP support for common RT3 ASL functionality

[
Hsd-es-id: 22012210893
Original commit date: Fri Apr 9 10:06:20 2021 -0700
Change-Id: I411782678aeef110509b71a54070c8f3c2b683d5
Original commit hash: 6bb0d99eae2566561b636e25b77d279f9937bf16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: dedbd3ceed65ecff94ebb0689d06c371bfe76a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:45 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: Use DMI with IO Expander - add Tc/Vc mapping programming

This change enables PCH DMI to be used on IO Expander.
When using IO Expander, it is required to initialize
several DMI IPs, each for different CPU Stack.
It adds programming of Tc/Vc mapping in dependence on Stack.

Hsd-es-id: 22011889688
Original commit date: Fri Apr 9 14:37:09 2021 +0200
Change-Id: Id3168ab299505f2523ee56051e01da5997c7729f
Original commit hash: e2c3485e70921981e4b135367056d4bb1f1a437a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9823a8cc1bf7bea805f41775715d1b227c91e89b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:43 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; HID Parser support for non EDS compliant end point devices

- Added HID Parsing support for THC
This change allows to run devices that do not follow EDS and do not support Single Finger report

Hsd-es-id: 22012822071
Original commit date: Wed Apr 7 08:32:13 2021 -0700
Change-Id: I891d6657b7f5f2ccd8599901c3b428f146658cdb
Original commit hash: c5caa8bb9f5fbba723fc792a9b48ac4629c4e399

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: fc6b6a5656997aa2adc7bac4f72aa17bd45daee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL G0 601][PO][Thermal Management]: CPU Core frequency/Speed is not changing
- Nominal Freq should be updated in HWP for all core type.

Hsd-es-id: 16013001692
Original commit date: Tue Mar 30 11:11:23 2021 +0530
Change-Id: I65a713bfb4573a9d79143ab1f2292f9017a1e4b2
Original commit hash: 524503a0f2b673a9aa1d4a65ace78ece24b6b252

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 07e84d78e06898c868d1a994baf3128c9eacd1b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Enable USBC wake support by default by enabling Vccst Status setup option by default.

Enable Vccst Status BIOS Setup Option by default.

Hsd-es-id: 16013061789
Original commit date: Thu Apr 8 09:44:04 2021 +0530
Change-Id: Ibc213c1ab6932e3a94fb5edde8e0dd39d4e93db3
Original commit hash: 05d729d5eeaafda0457c26ac9af258dcac6ac539

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: aa58aec4a37940a9e73158f943e13dc34f51be3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Remove Test Menu Setup option for Convert CPU XHCI Type-C Port To Type-A.

Remove Test Menu Setup Option provided for to Convert CPU XHCI Type-C Port to Type-A Port.
Because there should not be any Setup Option to control it. It should be as per Platform
design always.

Also for UCSI Driver support, Only expose the Type-C Connector only if that is a Type-C Port.

Hsd-es-id: 22012222959, 16012973340
Original commit date: Fri Mar 26 09:50:51 2021 +0530
Change-Id: I25e746726de33327d79192147dc913845b7c6990
Original commit hash: 50e3cac0eafb7b3852f6e296755f6891e25b9076

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: e21ddde204c52902dcb8703f1860195d541f255f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:25 2021 +0530 
-------------------------------------------------------------------------------- 
Add USB4 SWCM Pei and Dxe implementation.

- Add USB4 SW CM Pei and Dxe implementation in platform sample codes.

Hsd-es-id: 22012163654
Original commit date: Sun Mar 28 23:40:04 2021 +0800
Change-Id: I86d7aab057d402cc1964bef61857e6144d717970
Original commit hash: eee4f123ec71fb5a6ce6fa93d43bf8e69e1dedde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/CmEvtLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/CmUtilsLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/DUsb4HrPeiLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/IUsb4HrPeiLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Tbt3SupportLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4CsLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4DomainLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4HiCoreLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4HrSrvLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4ProtocolsLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4RouterLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Tbt3ConfigSpace.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CmMode.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigBase.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigSpace.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Control.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CsIo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4DomainDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HcMem.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HiCoreDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HiRing.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HrInst.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformHob.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Reg.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtHotPlug.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtHotPlug.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPei.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Crc32c.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Crc32c.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CsIo.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/ProtocolConfig.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb3Tunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtDump.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtDump.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Hr.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 07b58ffec7d250c4cfa0efcdfa0393ae2a318eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] : Fix "VR Power Delivery Design" menu show both ADL-P and ADL-M

Hsd-es-id: 1509047245
Original commit date: Fri Apr 9 14:01:19 2021 +0800
Change-Id: I6b39d5d1e18c7f401aa5f216fbd311d9c7ea58ac
Original commit hash: 2bc35ab44e1441c0288a7a58866e955621af1ace

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: aef054e26a378bb972004db9cffdc501d9980127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.207

(cherry picked from commit 8d248ff59a36465bd6a71eb898e17b687ef41b82)

Fri Apr 9 09:03:42 2021 +0000
Original commit date: Fri Apr 9 09:03:42 2021 +0000
Original commit hash: 20fc782b5c91a298b65de2351b35498762c5463b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 971bdd8f12159981da5303d3dc2d26bdf8b76b9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:14 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move SATA_HANDLE print into IpBlock

There is no need to print SATA_HANDLE from the FRU file. Function has
been moved into IpBlock.

Hsd-es-id: n/a
Original commit date: Thu Apr 8 18:34:45 2021 +0200
Change-Id: I6222a96977b2f1b7650b6efad5860350808d7fda
Original commit hash: bbb5bbfd08fa01f52f2cd839b637b6220df8f872

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: c545ec2ed84d97394b15a9d5331f2862fb260000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012817632][ADL-S | DDR4 DDR5][FLL DCC Calibration]

[Issue/Feature Description]
New calibration routine added in PhyInitSeq1: MrcPhyInitFllInitDcc
Moved MrcPhyInitStaticFll from Seq2 to Seq1, it needs to be called before FLL DCC calibration.
Cleaned up unused TGL code.

Hsd-es-id: 22012817632
Original commit date: Mon Apr 5 22:31:54 2021 -0700
Change-Id: If03f94526bd6b9b34cd62b894c2d8cb1ea9ecb2e
Original commit hash: c1b3feddc8a40e753ecf67c9f087fb5bf86dca65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d8e5550da6efc185ba350763e7c42e2b7a4c87f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 9 01:43:07 2021 -0700
Change-Id: Ibb95ce1b749a24efc64dea52f8af91e086f4767d
Original commit hash: 66f07e18d208e13b3be74cabbbbf2542b12db0c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29132cb40430e9f640601859ea595d2ed6c0b2bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:06 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BaseCpuInfoFruLib: Program VCCIO ramp timer to 240uS

The ADL-N CPU will include power gating the vccana rail in package C10.
The ramp time for this rail is <= 240us and needs to be comprehended in
the PMC's messaging with the CPU during package C10 exit.
The way to cause this to happen is to program the VCCIO ramp timer
to 240us.

Hsd-es-id: 16012773748
Original commit date: Wed Mar 10 10:52:11 2021 +0530
Change-Id: I58da93fdbcdd4b920c364f1ba315930b91eac9ee
Original commit hash: a9fc15570ee841cb755b0b4f1ac3f196f185ee55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf

================================================================================ 
Commit: ed5eb5a19cad8c1e8f5b893b984558ee6a8c16c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:03 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/Ebg Enable DMI Gen3 training on IOE

- Added DMI target speed setting into IOE PPI - information is taken from IIO
- Added private config setting in DMI IP
  This allow control in DMI IP if trigger training or not
- Added glue code in EBG IOE for target speed training

Hsd-es-id: 22011889729
Original commit date: Thu Apr 8 20:24:41 2021 +0200
Change-Id: I7acdf55ead4c1c6dd659851a3bed985bca0e8155
Original commit hash: 4f63197aecab48941a4ac4095100b0bc92ac30b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: defa3d0f269cabf4f7646e93badd7c49be878ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:37:01 2021 +0530 
-------------------------------------------------------------------------------- 
BIOS requirement for DFD features (Debug Use Case table and BIOS menu)

1. Added KeepEarlyTrace, DciClkEnable, IoeDebugEn, PmodeClkEn
2. Deprecated DciModphyPg and related functions for 4-wire DCI OOB is no longer supported.
3. Move PchTraceHubLib from BaseLib to PeiLib

Hsd-es-id: 22012223121
Original commit date: Mon Mar 8 11:41:57 2021 +0800
Change-Id: Idf88d1e0e5c016eed4623b3dd891c1114344b136
Original commit hash: a8f4a5aa8e13d93e8f00f21bcea457cc2def77e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiPchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubCpuLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubServerLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/IncludePrivate/Register/DiccRegs.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c

================================================================================ 
Commit: 80a598930b366496ebf7124a993556bd3ea2cb02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:58 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW14_2021.

[ADL-P 682] Corrected LL Values

Hsd-es-id: 16013041046
Original commit date: Sat Mar 27 21:53:39 2021 +0530
Change-Id: I688a69ea9c63d07f71766f042100f2c8627cecf3
Original commit hash: 5c9a7dae55a55d57f0038489fa95434d283dd751

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 90770639361c70b0fde01ac7ee09987a81eee175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: HWP - FAST_UNCORE_MSRS_CTL MSR 0x657 deprecated from ADL B Step onwards.

Suppress setup knob for Change-Id: I0229418ddfcb7903c0d98f837819b79bd544a733

Hsd-es-id: 16011095452
Original commit date: Thu Apr 8 11:23:48 2021 +0800
Change-Id: Iddf9e8635696bb05beeff8afd2bfedffdd3c18fa
Original commit hash: 5e03981099c856eb4f52876132a3c66ac5839cf7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 705ce60d6328dedef80dac917a253260e199b50a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.206

(cherry picked from commit eb2864f8ae0cd9beddb0ac68efc933ff259a0d57)

Fri Apr 9 04:13:30 2021 +0000
Original commit date: Fri Apr 9 04:13:30 2021 +0000
Original commit hash: c4f363732cfa8feec2cad55de1a7ad7f488dc6a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1463f3485003aafd04df55327fdef19081d77fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:47 2021 +0530 
-------------------------------------------------------------------------------- 
[16012850976][ADL-M ADL-P | LP5][G4 | G2] Enable Late Command Training

Issue:
EV Team reported that LCT is not centering CmdT margins and at high frequency LCT is shifting center of CmdT eye.
It was suggested to keep LCT disabled for High Freq on Lp5 until issue is fixed.

Fix:
After MRC version 1.100 and 1.147 code check-ins. LCT is functioning correctly.
Re-enabling LCT back again.

Hsd-es-id: 16012850976
Original commit date: Thu Apr 8 11:48:00 2021 +0530
Change-Id: I84065655fad5620709c04997fb86472a02515b65
Original commit hash: a29b3a651c34c9ba7d81f8ecf10376435feea6f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cc381bb1972a493bc82797fe6797128ddeb05850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS][HLK] Fixing USB Type-C Port _UPC data for HLK Testing.

[HLK] USB Type-C ACPI Validation Test Failing with error
 "AreEqual(g_numberOfTypeCPorts, expectedNumberOfTypeCPorts):Values (0, 4)

Hsd-es-id: 16013067549
Original commit date: Thu Apr 8 17:39:35 2021 +0530
Change-Id: I6c0cee9662e1c9669ab84f3819a6aba14ecffb4d
Original commit hash: 5029019975ad27e9381ac68c19a5e704ca97a802

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: b3d5edcc5c0956d5867d40fc32d529341c12c798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM support - Simplify BIOS CM options for supporting platform matrix

1. Modify US4 CM mode setup item string.
2. Add callback for US4 CM mode setup item.

Hsd-es-id: 22012818933
Original commit date: Wed Apr 7 13:59:31 2021 +0800
Change-Id: I704169039abae3fe8465e550790b771a4f683942
Original commit hash: 4a97b64ab4f4577c9191cee8b003f82a4f37ab03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 2b0fd0e959f32e3b0f8b999fa633142c80661500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:37 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Replace offensive terms

Replace some offensive terms (master/slave).
Accroding to the URL: https://learn.sparkfun.com/tutorials/i2c/all.
Replace I2C master and slave with controller and peripheral.
SMBus 3.2 and PMBus 1.4 the term master is being replaced with
controller and the tern slave is being replaced by target.

Hsd-es-id: 22012510707
Original commit date: Mon Mar 15 11:38:47 2021 +0800
Change-Id: I364583355962bcc1111e0130f96bf57e8514a9ac
Original commit hash: fa2e214ea6bceda5d96a8e0edbd776f599651b50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
AlderLakePlatSamplePkg/Features/Sata/IntelUefiRaidDiskInfo/IntelUefiRaidDiskInfo.c
AlderLakePlatSamplePkg/Features/Sata/IntelUefiRaidDiskInfo/IntelUefiRaidDiskInfo.h
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
AlderLakePlatSamplePkg/Include/Protocol/I2cBusConfigurationManagement.h
AlderLakePlatSamplePkg/Include/Protocol/I2cMaster.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e254b94ec2f2a51a22214181586e30667ec959d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2154_01

Hsd-es-id: N/A
Original commit date: Thu Apr 8 17:51:35 2021 -0700
Change-Id: I802855446c419dbfe1981e30da5400f47812d40a
Original commit hash: 72e61d0bcebab2bb0620a87c677a5c1f0235772e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e4e7e56e6bea7109c31c172723964e0f51013bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS] SUT is continuously restarting while preloading when TBT Settings and VMD both enabled.

Hsd-es-id: 22012125063
Original commit date: Tue Apr 6 16:44:32 2021 -0700
Change-Id: I36bd726d2443f3959aadec6b08886ed4f675f99b
Original commit hash: edf39ae0840a07a46395ba334d407042b83bd71a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: 87efeb14427191e3d7d8f0025563834664927009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:16 2021 +0530 
-------------------------------------------------------------------------------- 
Fix ASL compiler warning in external build

- Fix ASL unreferenced local warning.

Hsd-es-id: N/A
Original commit date: Thu Apr 8 19:41:06 2021 +0800
Change-Id: Iea1b3df8e1a9d909cd2cec4febd444b5433477ce
Original commit hash: bb08b9bb7bcae70590d9e07061b821d1c8ecd308

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: f91fb175aad804926cc05e744f96191b4e6ae97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gpio: Removing the Time sync GPIO from IoStandbyStateConfigurationPads list

Removing the GPIO from  the IoStandbyStateConfigurationPads list as it is configured by functionality.

Hsd-es-id: 16013040988
Original commit date: Thu Apr 1 11:36:26 2021 +0530
Change-Id: I982189e267ad24360cc6d4469a300f31c0925cb2
Original commit hash: 23548d2f2218e2173e4456db8fae04c934111c12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: 28f5433564404231bc00d3cf6905ad50d917221a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] SSD Gen 4 performance is lower than Gen 3 on PEG62

Hsd-es-id: 16013089804
Original commit date: Mon Apr 5 15:39:59 2021 +0530
Change-Id: I81409aed411c182030fbc5fb7023674f070ee074
Original commit hash: 68081d2209218628051440324c434e89c3069f7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 701ff226cc735ffc9c6f934b823e1daae2b05bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:04 2021 +0530 
-------------------------------------------------------------------------------- 
Platform/RPE: Order of operations

While System is in RpeMode, System BIOS will dispatch RPE Erase action in the below order if corresponding action item bits are set in the RPE boot option values

 1. Pyrite Revert
 2. Secure Erase All SSDs
 3. TPM Clear
 4. OEM Custom Actions
 5. Clear BIOS variables
 6. BIOS Reload of Golden Config
 7. CSME Unconfigure

Hsd-es-id: 22012129995
Original commit date: Fri Apr 2 22:35:23 2021 +0530
Change-Id: I84b7ace087abecacd9fb83fc9e666a5acb4551b3
Original commit hash: e8e77713ba2fdc6ba076e6a21c6e71eacc98be5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 1699b78051bcdfcbc506e2453a0d080d517ad81b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:36:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2154_00

Hsd-es-id: N/A
Original commit date: Thu Apr 8 03:07:33 2021 -0700
Change-Id: Iddafce75b4c0d506437e9a8cc748adf29ba0692e
Original commit hash: 1cc460ba165c5ab7468b9f4faac8f6da21147e2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2519500846b4fdd173198130c91fe4115880ca11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:59 2021 +0530 
-------------------------------------------------------------------------------- 
[Refactor] Remove unused API's from CPU Reference code -Part-I

ClientOneSiliconPkg\Cpu\PowerManagement\Smm\PowerMgmtDts.c removed.
ClientOneSiliconPkg\Cpu\LibraryPrivate\PeiCpuInitLib CpuOnEndOfPei() removed.

Hsd-es-id: 16013035621
Original commit date: Fri Apr 2 13:52:36 2021 +0530
Change-Id: Ib3dcb957ddf24af4c2100f4f475c27519883da7f
Original commit hash: 2dfbb6277750f843bfe031ce2eb70312e16aa956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h

================================================================================ 
Commit: 4862a957b9169289466ff531aca0e572b7ea6cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.205

(cherry picked from commit 48bfd021ad62a0f6992cafce9178345844f18765)

Thu Apr 8 09:20:57 2021 +0000
Original commit date: Thu Apr 8 09:20:57 2021 +0000
Original commit hash: 6fad9751d1665289f3275e70af0ba9e38f39ec90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1a3130a47eacfb67bda80a1121e74d9b0ff8838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][22012222700][RPL]: do not program dis_all_cpl_interleave on CPGC completions

[Changes]
  Program dis_all_cpl_interleave on CPGC completions by MRC MMIO write instead of sending Pcode mailbox command.

[Impacted Platform]
  RPL

Hsd-es-id: 22012222700
Original commit date: Wed Mar 24 14:05:55 2021 +0800
Change-Id: I5679019ec0f19a65d6bac229fb8313d73e9b6cf0
Original commit hash: 9d3a9d3750bff2bb56ef988eebe6f030ffcbf5ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 53f466012c37ca0dedc3868d52b3f15551843b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Apr 8 01:38:43 2021 -0700
Change-Id: I33122ea43642955a7039108de650e5ea1b4c3aa7
Original commit hash: 9f717c7527a5ccc525c373cbe9a94f7e93cf7d45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d77b844bf09fdf40b19d60ee1ac5298b2213821b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:50 2021 +0530 
-------------------------------------------------------------------------------- 
_OSC flow change for USB4 CM

- Clear _OSC bit 18 if Firmware CM option is selected and bit 18 is set.
- Don't switch CM mode in _OSC if Firmware CM option is selected.
- Save OS requested CM mode only if OS Dependent option is selected.

Hsd-es-id: N/A
Original commit date: Wed Apr 7 20:10:46 2021 +0800
Change-Id: Ife29a93a5cf86a1347050e2425aea37825947c39
Original commit hash: dd857eb71a9da0fe4e186f4eaaa1b49c8f73081f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: a8f33e8cca1fe83dfca17d877c9d99c81db1dcfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:45 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove IsIshDev function from IshInfoLib

IsIshDev () function from IshInfoLib was been used only in HeciInitLib to check
if ISH device is alive. Updating Device Id for every generation is not necessary
just to check if ISH is alive, so remove it.
In conclusion, remove this function and make IshInfoLib independent for generation

Hsd-es-id: 18015646496
Original commit date: Thu Mar 25 14:36:30 2021 +0100
Change-Id: I6f020d8dbaaf73b7dfd308726e52090cea38f636
Original commit hash: 1a4e16c61ecb39114d3f32a31ec52ef0f8e7d0bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/IshInfoLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer4.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLib.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/IshHeciCore.c

================================================================================ 
Commit: 25d8f4581270358d1223fb7f1d3ff98cb3baceb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16012923089][ADL-P | DDR5 LP5 LP4][SAGV points update for ADL-P]

  - Enable SaGv for J0/J1
  - Update SAGV operating points to below frequencies.
    DDR5 - f2000, f3200, f3600, f4000
    LP5  - f2200, f3200, f3600, f4000
    LP4  - f2133, f3200, f3733, f4267

Other changes
  - Set default LP5 DDR frequency to 4800 MHz for J0/J1
  - Add 5800, 6000, 6200 MHz frequency options in Memory Setup page.

Hsd-es-id: 16012923089
Original commit date: Tue Mar 16 15:53:34 2021 +0530
Change-Id: Ic0d508ea7dd1369fff5de9df23aa594fb9e3c495
Original commit hash: bef1cd568fc2ed22cbca3cf9991b29185f4cd832

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0416cb3c5aa530c45eeb0488db1705e08df8c2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:35 2021 +0530 
-------------------------------------------------------------------------------- 
GET_PLATFORM_DOCK_STATUS function pointer output parameter (CurrentDockStatus) needs to be passed by reference

Hsd-es-id: 22012811709
Original commit date: Tue Apr 6 22:48:47 2021 +0530
Change-Id: I65e70c3dfe28e44dc06cac6cbf3d0798bce49099
Original commit hash: df51049c9bbda0b1c68514e89fd05fb00ae5c1f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
AlderLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h

================================================================================ 
Commit: f61a64b0d98c20c1787ec9c4e93f619fd2d13fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:33 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL SW CM] BIOS shall remove All-Monitor-Off message"
SUT is keep on restarting immediately after giving Handoff to OS.
So reverting this check-in.

This reverts commit 069fd1435211f52a05d2ecab29c8223bc748300d.

Hsd-es-id: N/A
Original commit date: Thu Apr 8 10:49:14 2021 +0530
Change-Id: I842516109b86673e42e36bc72832b1529e8e3da6
Original commit hash: 8750f8887653611dcebef4a2db778c2178ae6a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 2f5801c4e2df4e984ab25b8705ad42067fdd02ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:32 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Add eMMC device enumerate in BIOS for ADLN

1) SdMmcPciHcDxe driver to consume PciIo and produce SdMmcPassThru.
2) EmmcDxe driver to consume SdMmcPassThru to produce BlkIo1/BlkIo2/SSP.
Add SdMmcPciHcDex and EmmcDxe to the ADLN

Hsd-es-id: 16012822930
Original commit date: Fri Apr 2 11:31:01 2021 +0800
Change-Id: I704e11d943f8224a12c2136ff52af8ccd70db8aa
Original commit hash: 092acfcf5be46ab74599a338412c45ec5777ab10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fb9f7be0e4b86b2c0f4fffa75ea5f4c7e1a01711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.204

(cherry picked from commit 221cf46e153b3db3515727b00c4a1580a2f0841a)

Thu Apr 8 05:54:24 2021 +0000
Original commit date: Thu Apr 8 05:54:24 2021 +0000
Original commit hash: 49054cb78dd49ad1b5a4d3865940ab41b50fdb30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 032c72239e9b2465a92255e307fa0cd9e807368b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:29 2021 +0530 
-------------------------------------------------------------------------------- 
[1308564821][ADL-P][J1][LP5] Late command training fails @2200G2 2R config

Issue:
LCT Training fails on 2200 G2 ADL-P J1 LPDDR-5.
During LCT, MRC updating CA-Vref by going to  Low Freq (2200 G2) & FSP-OP[0]
If Low Freq and Operating Freq same then LCT Training is failing.

WA:
If MRC toggles MC0_CH0_CR_REUT_CH_MISC_CKE_CS_CTRL_CKE_On Register,
then LCT is able to PASS 2200 G2 on 2R.

Hsd-es-id: 1308564821
Original commit date: Mon Mar 8 13:20:03 2021 +0530
Change-Id: I8ae7c395ffc6e9ef72cb68c7f1f55e58a820fc4a
Original commit hash: e7b8b678b2d612b73d70cf7fbe23590854594ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e845b05cb33f66aa67b7def88757b80ff8eade15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:27 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Added PchInfo support for ADL N

Added DID and updated the information on the supported devices

[
Hsd-es-id: 16012822096
Original commit date: Wed Apr 7 18:39:39 2021 +0530
Change-Id: I78b248554c30ca2064deb7362730ceb86c31c3ea
Original commit hash: b53a9320cd89d7ac7dc77d536c4aee9071ba2910

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesTglLp.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h
ClientOneSiliconPkg/Fru/AdlPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 074aa61f094b98468eb43bce7250e488b441f465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S/P][PCIE] BIOS change required for bug 1508865536 (Douglas)

Hsd-es-id: 16013023470
Original commit date: Thu Apr 1 10:22:13 2021 +0530
Change-Id: Ic27ff981aff6ff163ee0500adb6689cc6ab2daca
Original commit hash: e6c6be84fa2d350e560995baab6b3493affb5da5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 016d22fa84bf286cab04078571567ccac26aa65b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.203

(cherry picked from commit 9b067d6419e90dbc9ca669af8929e9f61aa1c965)

Thu Apr 8 04:03:12 2021 +0000
Original commit date: Thu Apr 8 04:03:12 2021 +0000
Original commit hash: 90f6729d9d3e246cebd90abe23e01a83582f9daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc8b31c49647c96739411ef5654150042296519f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14012832456][RPL | DDR4 DDR5 LP4 LP5] Generate and integrate memory IP headers

1. RPL A0 Register Changes:
Register                            Field                                          Change
----------------------------------------------------------------------------------------
MC0_CH0_CR_TC_PRE                   tRCDW                                             New
MC0_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ  RPQ_disableLow                                    New
MC0_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ  RPQ_disableHigh                                   New
MC0_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ  RPQ_disable                                       Removed
MC0_CH0_CR_MCSCHEDS_SPARE           dis_lpddr5_rdwr_interleaving                      New
MC0_CH0_CR_SCHED_THIRD_CBIT         Read_threshold_for_lp_read_bklr                   Change the length
MC0_CH0_CR_SCHED_THIRD_CBIT         dis_ignore_1st_zqcs                               New
MC0_CH0_CR_SCHED_THIRD_CBIT         cmi_short_rmw_stall                               Removed
MC0_CH0_CR_SC_BLOCKING_RULES_CFG    VC1_deadlock_by_stalled_VC0_handler_EN            New
MC0_CH0_CR_SC_BLOCKING_RULES_CFG    VC1_deadlock_by_stalled_VC0_handler_COUNTER_RST   New
MC0_CH0_CR_SC_BLOCKING_RULES_CFG    VC1_deadlock_by_stalled_VC0_handler_BLOCK_ACT     New
MC0_CH0_CR_SC_BLOCKING_RULES_CFG    VC1_deadlock_by_stalled_VC0_handler_BLOCK_PRE     New
MC0_CH0_CR_SC_BLOCKING_RULES_CFG    VC1_deadlock_by_stalled_VC0_handler_BLOCK_PREEMPT New
MC0_CH0_CR_MERGE_REQ_READS_PQ       enable_rpq_req_merge_reuse                        New
MC0_CH0_CR_MERGE_REQ_READS_PQ       enable_ipq_req_merge_reuse                        New
MC0_CH0_CR_WCK_SECOND_CONFIG        tWCKSTOP                                          New
MC0_CH0_CR_WCK_SECOND_CONFIG        tCSLCK                                            New
MC0_CH0_CR_WCK_SECOND_CONFIG        block_cas_when_synccounter_finishes               New
MC0_CH0_CR_WCK_SECOND_CONFIG        MRR_BLnMax                                        New
MC0_CH0_CR_ROWHAMMER_CTL            RH_HIGH_WM                                        Change the length
MC0_CH0_CR_ROWHAMMER_CTL            NORMAL_REF_SUB                                    Change the length
MC0_CH0_CR_ROWHAMMER_CTL            REFM_SUB                                          Change the length
MC0_CH0_CR_MNTS_CBIT                REFm_REF_wm_block_sel                             New
MC0_CH0_CR_MNTS_CBIT                Dis_Block_DQS_MR18_on_MRS                         New
MC0_CH0_CR_MNTS_CBIT                Override_tSR_MSB                                  New
MC0_CH0_CR_RH_TRR_CONTROL           Final_FSM_Delay                                   New
MC0_CH0_CR_TC_LPDDR4_MISC           tPREMRR                                           Change the length
MC0_CH0_CR_TC_LPDDR4_MISC           tMRRMRW                                           Change the bit filed length
MC0_CH0_CR_TC_LPDDR4_MISC           tMRR                                              Change the length
MC0_CH0_CR_TC_LPDDR4_MISC           Manual_DQS_MR_READ                                Change the bit filed length
MC0_MC_RCH_STALL_PHASE              dis_VC1_cpl_interleave                            New
MC0_MC_RCH_STALL_PHASE              dis_nonVC1_cpl_interleave                         New
MC0_MC_RCH_STALL_PHASE              dis_all_cpl_interleave                            New

2. Other changes:
 Add MC_RCH_STALL_PHASE check in AdlRegisters.py to support generating the register MC_RCH_STALL_PHASE definition from CRIF.
 The reason is that the MC_RCH_STALL_PHASE doesn't have "_0_0_0_MCHBAR" string in the CRIF.

[
Hsd-es-id: 14012832456
Original commit date: Wed Feb 24 00:56:57 2021 +0800
Change-Id: Ibdf92547ef5f683c08f9da894e93f0c3830abcc9
Original commit hash: 8895d0784cb96c0febb6a1c27d3910d74ba807c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: db342cac9630c2378585f11fd2ee329af235d40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.202

(cherry picked from commit f1881099634bda13aad7524217a1e1be8edc7dd5)

Thu Apr 8 02:44:50 2021 +0000
Original commit date: Thu Apr 8 02:44:50 2021 +0000
Original commit hash: dac5104ca15083b1ce750c272bf56efe7fc26615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e364ec48819ac84c925171b357fbb6443446f185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:11 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL] PeiCpuInitLib remove TmeInit

TmeInitLib deprecates TME flow in PeiCpuInitLib.

Hsd-es-id: 22012801485
Original commit date: Tue Apr 6 15:25:03 2021 -0700
Change-Id: Idfda6c9ae87a7064c40460757044df3724eca889
Original commit hash: 94234f098f4b02cf07d028cabb94e3bc123a9a3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4e1f1054f76c2ef32fb4208d85b4b9c1a13287f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Use 10 sec time out instead of infinite loop for ECMD

There might be infinite loop in ECMD method. It may cause the
BSODs. Using time out loop instead.
Using ASRT method to output '9FEC' to indicate the EC timeout
failure and go into a deadloop.

Hsd-es-id: 22012125721
Original commit date: Wed Mar 10 16:00:14 2021 +0800
Change-Id: I89f64a7c19956de5ac279974cc22649bdec48605
Original commit hash: 177bbb9f66e37d315c1d661c3b21296fd0db98db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: ebff75ac79d5789033d1f59ff6457c5010ca9113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:35:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2153_01

Hsd-es-id: N/A
Original commit date: Wed Apr 7 17:49:20 2021 -0700
Change-Id: If8251386ed5bc3a2372d34d5f8bcfde6b506adf4
Original commit hash: 43eade7f86d76b322de971f4ad3d19effc4c8e2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9b0d8d9407bf167c8b32d636b9811a361cb55fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:59 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PeiCpuInitLib remove TmeInit

TmeInitLib deprecates TME flow in PeiCpuInitLib.

Hsd-es-id: 22012801485
Original commit date: Tue Apr 6 15:25:03 2021 -0700
Change-Id: I0ef6d2d4c0c7cba1c0798ad8d47f1d5bcad7752f
Original commit hash: f1b86db5cb0677312fa40192fdea1897ee863445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf

================================================================================ 
Commit: 5d980bbc0c53a7672a28158e88fc02388940c45f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.201

(cherry picked from commit 610d56592cb87f8d5b5b61f2224e46153ac966e1)

Wed Apr 7 18:29:45 2021 +0000
Original commit date: Wed Apr 7 18:29:45 2021 +0000
Original commit hash: 10d54f72873302e652b292e0aac8b1772a7b4e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5f5c8124a487aeef0f1938841c574bd73845939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012658861][ADL-S | DDR5 | LP4 | LP5] Wake up DRAM in Warm / S3 flow at the previous SAGV point

DDR5 JEDEC spec doesn't allow frequency change during Self Refresh, unless SREF command is used (SR with a frequency change).
Warm / S3 entry uses a regular SRE command, so we must wake up DRAM at the same frequency.
LP4/5 also have the same requirement, otherwise SRX command might be not recognized due to CaVref / CaOdt not matching the new frequency.
MRC SAGV flow is changed:
 - Read the last SAGV point that was used before Warm/S3, from PCH register DSW_SPARE_GCR_0[2:0]
 - Reorder the SAGV points so that this point will be the last one
 - This ensures that SRX will happen at the same frequency as SRE.
 - For LP4/5 also set McInitState.LPDDR4_current_FSP to the previous value, which is taken from DSW_SPARE_GCR_0[3]
 - Add MrcIntData->LastSaGvPoint and use it throughout MRC instead of checking for MrcSaGvPoint4, because now the last point can be any point [1..4]

Additional change:
 - Merge MrcMcEarlyCapabilityCheck from TGL, to override SaGv policy in case SAGV is disabled in CAPID.

Hsd-es-id: 22012658861
Original commit date: Wed Mar 17 16:45:06 2021 -0700
Change-Id: Ica8c38a9664627c41b97846ee19e448558e7c16a
Original commit hash: dbfe33b5722f98d1c17600bcc9ccb0713a54f28d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 9d158600fe9058d36121d6d31ef9480cd096607a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:43 2021 +0530 
-------------------------------------------------------------------------------- 
[pch spi and gpio] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012510900
Original commit date: Wed Mar 24 22:57:58 2021 +0530
Change-Id: Ib6b5d432486b1387cf152def0cd105ce2aaef9ec
Original commit hash: e8f5fe57ab744ceb1b6caaa00781b2cd476b10b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/EspiLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: 3fd649d37e7f1f43b066c0be56ecfd7aaf95d235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:41 2021 +0530 
-------------------------------------------------------------------------------- 
[bios guard SMM] Change BIOS code and customer documentation for Inclusive Language support

Rename "master" word occurences

Hsd-es-id: 22012510890
Original commit date: Wed Mar 24 17:09:39 2021 +0100
Change-Id: I466e900dd9e0aec92e10af9e321890ac47caffed
Original commit hash: 20e6c61d31d98450b03b5ccc106980119410b1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h

================================================================================ 
Commit: 6a79a1d21ce13cf2144b3428ff7f27567cd2fc83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:40 2021 +0530 
-------------------------------------------------------------------------------- 
[pch acpi] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012511105
Original commit date: Fri Mar 26 02:07:24 2021 +0530
Change-Id: I7113ed4b31a956b20b5106b2378e39af50c61eec
Original commit hash: cc7849efbe4ccc17b1144de7b2529569328f1246

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchEspiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSmbus.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.h

================================================================================ 
Commit: 8c8395fad3578c906fbfaaa375ea133d4a7e0511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.200

(cherry picked from commit ae4d45a6881e355a3c456f4448306bd2be474174)

Wed Apr 7 12:12:26 2021 +0000
Original commit date: Wed Apr 7 12:12:26 2021 +0000
Original commit hash: faff6c82ed813ce6b3611d838a457db45e71a39a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 521ccdecfb473008aadabd97803e266bf59b027d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:36 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg [ADL][MTL]: Consume MdeLibs.dsc.inc for RegisterFilterLib

MdeLibs.dsc.inc was added for some basic/default library
instances provided by MdePkg and RegisterFilterLibNull Library
was also added into it as the first version of MdeLibs.dsc.inc.

So update platform dsc to consume MdeLibs.dsc.inc for
RegisterFilterLibNull which will be consumed by IoLib and BaseLib.

Hsd-es-id: 1508726930
Original commit date: Wed Apr 7 10:28:38 2021 +0800
Change-Id: I6a516b6d2526e27e2f99bda870352b4de12f584f
Original commit hash: 8966a5cd3538bc6abf1b071c177226b00c3eb5cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 2a2e6848786dd1415c439320ff69b0cc23aea435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Memory size Mismatch observed for CPU and PCH Trace Hub in EFI Shell"

This reverts commit 3ed05a5950f99db4df1469de52eeee70305141e2.

Hsd-es-id: 16013022367
Original commit date: Wed Apr 7 03:13:01 2021 -0700
Change-Id: I65f8725428e46bc379dd867c9f94171393bcee61
Original commit hash: 366883a3740d7173315fde2fc8d55b8ab4add1d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ca5e32bec243107e2177d5cb795a29d398a61ac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:33 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove external dependency in PsfLib

Replace PCH_PCIE_CONTROLLER_PORTS with PSF_PCIE_CHANNELS_PER_CONTROLLER
to make removing dependency of PchPcieRpInfo.h possible
Remove include PchPcrLib.h from PsfLib.h - this is needed only in PeiPsmiInitFruLib
that is not using PSFLib anyway. Remove include PsfLib.h from PeiPsmiInitFruLib
and replace it with include <PchReservedResources.h>

Hsd-es-id: 18015726297
Original commit date: Thu Mar 25 18:15:58 2021 +0100
Change-Id: I46b96faa1dd50cb0b50b2ad8167abae60be9c023
Original commit hash: 9d868b790a911de1ff47568a12b7eaec6da5fa1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 9edd450f68e0aff7cc3cf2eccf04d5b423c47427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2153_00

Hsd-es-id: N/A
Original commit date: Wed Apr 7 03:36:29 2021 -0700
Change-Id: Ie3a3fe0bc89f59248ee42900de95648fe60e1337
Original commit hash: c4cad95df09675aa1fade66d06bbf19c6aefdb9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d0754a0695143dd59acf8c43d2610f9f1da723d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Modifying the files as internal only for ADL-N

Hsd-es-id: N/A
Original commit date: Wed Apr 7 13:19:06 2021 +0530
Change-Id: I4116379868b348e6c000a7e5c0bb43d5db6ef5c8
Original commit hash: 2f2c1d860d4d8561c4fc1e94c4c822255e47e95c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlNLp4Rvp.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlNUsbOC.dsc

================================================================================ 
Commit: 00c6a1584573d62b75ca24479e8db73f1caef190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:27 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Add one block to unlock build failure on FVNETWORKDXEUNCOMPACT

Increase one block on FvOptional
Decrease one block on FvAdvanced

Hsd-es-id: N/A
Original commit date: Wed Apr 7 15:34:29 2021 +0800
Change-Id: If95a52ac9b257e23a77360eb7da6e4b8358d01a6
Original commit hash: 3a020278e5c9f31bff134079850358dbe8ca519d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: e4eba1a87ec77625a113351eae6e54cca4a9c1d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:25 2021 +0530 
-------------------------------------------------------------------------------- 
RPE - ReportBiosStatus refactorying to comply with RPE requirement

Remote Platform Erase is required to send "In Progress" to CSME, BIOS needs to refactory ReportBiosStatus library to comply with it.

Hsd-es-id: 1508992369
Original commit date: Fri Mar 26 15:35:16 2021 +0800
Change-Id: I64494b1bf6247c7d7e7b3e462c2303d39835837f
Original commit hash: b2364892cc3485b579efad8a2eb8aeb2ca0774e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAsfHeciLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c

================================================================================ 
Commit: 1aaedc091ec1f1cee85ab2643bedfe2d7af6a3fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Apr 7 01:34:33 2021 -0700
Change-Id: I6ad241e4b932d08eb94f27800e5aac3feda5cc62
Original commit hash: aa5f9e69582ed3dae950d5c2bb299f7f4691f14e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 87a99dada6204292af61ff3256cb6f9da01ab492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:17 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Change LPM_PRI offset due to BWG change

Change LPM_PRI offset due to BWG change

Hsd-es-id: 22012116697
Original commit date: Wed Mar 31 15:54:46 2021 +0200
Change-Id: I7330c1452e3bed51979054884f5651f4b0c626b5
Original commit hash: 7f2a9cb8f851bfc70cbfd503453fc6589cf447f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 7d88bf61880f25047443a7919d629560165721d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL SW CM] BIOS shall remove All-Monitor-Off message

BIOS shall remove AMO message for SW CM configuration
SW CM has its own DP power co-ordination.

Hsd-es-id: 1509013495
Original commit date: Tue Apr 6 18:18:03 2021 +0800
Change-Id: If04c4a9bf422da84a659c821c8ed618140243581
Original commit hash: 8d58e66de59890d47c06f126d079f0a9bf49fe31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 336bc8e1203c1fc78aec4fa3d10572bf4289d0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix KW error "Operands in a bitwise operation have different size"

Fix KW error "Operands in a bitwise operation have different size"

Hsd-es-id: 1509035013
Original commit date: Wed Apr 7 13:36:59 2021 +0800
Change-Id: I67fe1b5e1c9347ad59d29e4d21b4bee8c331de7b
Original commit hash: 3567501e6118042e1008976c584d28b5d9d55013

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 65d2d92230c50e1cfe96a13a877f1ec169270136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] PCIE Subsystem removal (North)- Hsphy Fw loading removal

ADL N doesn't support North Pcie ports and hence removing Hsphy firmware loading code.

Hsd-es-id: 16013021063
Original commit date: Mon Apr 5 18:45:49 2021 +0530
Change-Id: I80a203407e84e63730326f7e5c3e0831e88ae68e
Original commit hash: d401c19c400b3a6772592319ccad51f0a9ef0cfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c

================================================================================ 
Commit: 45d781fab4443e364c137cdf08aacdea5967c446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.199

(cherry picked from commit 37a9d2eca89406fd54328f526459f7e87eaad46e)

Wed Apr 7 06:52:46 2021 +0000
Original commit date: Wed Apr 7 06:52:46 2021 +0000
Original commit hash: 9545445bb902c569522228e3a2583b621c635544

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93bdba674bc743b2016fc1acccd9b15c05a00ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:34:03 2021 +0530 
-------------------------------------------------------------------------------- 
Memory size Mismatch observed for CPU and PCH Trace Hub in EFI Shell

Total available memory difference mismatchs when allocating memory for TH.
ex: When allocating 8MB for ITH, expected total available memory should be less 8MB exactly compared to size none, but it turned out to be 16MB instead.
Correct TopMemSize, no need to minus base which has been keep updating whenever a memory region is allocated.

Hsd-es-id: 16013022367
Original commit date: Tue Apr 6 21:09:22 2021 +0800
Change-Id: I94d7d8bea4d26d7768e480f6e2fe3572e5d5caf5
Original commit hash: c3eb480033cd57029cfe55c02f021f806534a76e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9ec59771eb8ed52b2c102cfdfcd14c8bb2d4f3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:56 2021 +0530 
-------------------------------------------------------------------------------- 
RPL: MADT changes to accommodate RPL max 32 Cores support

Each processor in the system is required to have a Processor Local APIC
record in the MADT, and a processor device object in the DSDT.

This patch is to do the MADT changes to accommodate RPL max 32 Cores support.
For processor device object in the DSDT, please refer to the commit:
693d5250ac2d502d4acbc49d268d16ee6b7858d0

Hsd-es-id: 1509019547
Original commit date: Thu Apr 1 15:38:49 2021 +0800
Change-Id: I042dba6643e0b6440ae21b08b6f011d6205bbd7a
Original commit hash: ac9d9f2df3fe1fcb0bb184d07c1a94eb00010444

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act

================================================================================ 
Commit: 83943ce4ab251f7249aeec4cc2be9332731f3d20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CpuPcieConfig: cause policy check failure

Hsd-es-id: N/A
Original commit date: Wed Apr 7 09:19:44 2021 +0800
Change-Id: I0dedc5252aa6166294312f6ed19aa22eb8bda57e
Original commit hash: 8ac3d8ee1b815c2fabc52903795f60fa95fe3198

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h

================================================================================ 
Commit: 0727f06832a188b9e7dcaf84c6a568c0d623e50c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:52 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-S S8/S12 RVP: Board config to enable on-board Thunderbolt

Config Thunderbolt controller on PCH PCIe root port 25.
Create dedicated xHci, Tbt and Rvp ACPI configure.
Update USB OC and PCIe clock setting.
Update GPIO and PCD setting for PS_ON.

Hsd-es-id: N/A
Original commit date: Tue Jan 19 13:48:42 2021 +0800
Change-Id: Ie6d56d84cf2ee0f2755398cfd8980f57164abd21
Original commit hash: de03b02d789c54ef3b21760717dbae0a7c74f0e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: c38b6f884051fbf0cf925007427f6e63d429a2f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:47 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Replace offensive terms

Replace "master message" with "controller message"
Replace "slave message" with "target message"
Replace "SMBus PHY Master Timing Register" with "SMBus PHY Lead Timing Register"
Replace "CSME is master" with "CSME is controller"

Hsd-es-id: 22012510913
Original commit date: Tue Mar 2 13:23:27 2021 +0800
Change-Id: I1a6e192fba61654c83e300bf1857f33a56bb0fec
Original commit hash: 379007bc28dcb8c1f7c48d0bd4d7abd02461d914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 8656f6cb59cca6c9e17551428264338be68fbc6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2152_00

Hsd-es-id: N/A
Original commit date: Tue Apr 6 17:50:36 2021 -0700
Change-Id: Ice0852ac151300e1e9de950542d03d8edb835aef
Original commit hash: 4d9dd2d2631ceb5e48ee0d395a0df690939d31fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b32300ee342839603dff0c97a42d2b647c08f11f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:42 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: Setting changes required to meet PCIe G4x4 128B MPS Upstream Read BW with DMI G4x4  ( Single Traffic )

This change applies recommended settings based on debug and SI data,
so PCIe G4x4 128B MPS Upstream Read BW will be 3.23% lower
than the target with DMI G4x4  ( Single Traffic ).
This change applies to all lane configurations available (x4, x8, x16)

Hsd-es-id: 18015444376
Original commit date: Fri Apr 2 11:13:45 2021 -0700
Change-Id: I5bcbccd24b45b183b2bd2fa25b3da5c2880dfd08
Original commit hash: 28bb9dafd3847cb43c29e4a5607a43ddc0d4ae73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: fd781713d6e362de937493dcaa778f5d17cb1897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:34 2021 +0530 
-------------------------------------------------------------------------------- 
Request setting to optionally enable CDR Relock feature for DEKEL PCIe ports

Hsd-es-id: 22012222990
Original commit date: Thu Dec 31 09:48:53 2020 +0530
Change-Id: I24b042840576cc352dae42de3a702479a29125f9
Original commit hash: fe2eb50d1a4acceea9864f0e16c69d7ca03b9515

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 34fd41c0963282650ac8fe4ce47cdb0b4809bac9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2153_00"

This reverts commit d43f3a4dc8f406667d808195579c38dc8ae31242.

Mon Apr 12 20:15:40 2021 +0530
Original commit date: Mon Apr 12 20:15:40 2021 +0530
Original commit hash: f4151883f63c5f05b753ba04c0bdad8b9b55eaa8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cbc83a831fdd3986028d870555775a54b8d96937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:30 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2154_00"

This reverts commit 9635246696decd0caf318c79a97aff6bf7753e9a.

Mon Apr 12 20:15:24 2021 +0530
Original commit date: Mon Apr 12 20:15:24 2021 +0530
Original commit hash: 533e9b335f7b03b4949dee14875c1f2c6aa8041a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fab12e942b12ee319064210e14fd59ce5b2bbeb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:28 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI"

This reverts commit f4296034215a78b0a5695c0e3af1133cf673e27a.

Mon Apr 12 20:15:08 2021 +0530
Original commit date: Mon Apr 12 20:15:08 2021 +0530
Original commit hash: 76b18ab68fcdd8981bea004caebae4ed8b79715d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fd82ca9f613072cee871c46be0c0d8be5cbbca96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:26 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2155_00"

This reverts commit f98fd51619c66c3b5e2c7b5b3b93f43e53889ee0.

Mon Apr 12 20:14:34 2021 +0530
Original commit date: Mon Apr 12 20:14:34 2021 +0530
Original commit hash: ce2475355db023bd370db1e8ceb78c89e401047c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cfc285bd5887a3c935cc012b5717cf9350242392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:25 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI"

This reverts commit d953ac376d966bb6e4d42e31e6b6a5d5c279da7e.

Mon Apr 12 20:14:17 2021 +0530
Original commit date: Mon Apr 12 20:14:17 2021 +0530
Original commit hash: 829233cfff7d884d9d9996aa11ad63970a039523

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6bc591b2259b3bd25313dad10e9539d629dfd63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:23 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2156_00"

This reverts commit ff8954fbe059d87ef3521e93a403c5a1f951f6e9.

Mon Apr 12 20:14:01 2021 +0530
Original commit date: Mon Apr 12 20:14:01 2021 +0530
Original commit hash: f3d97db7fb66f1d4db368b34b416facd0b7c72ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 023dfbb1b3f92ec602a9ea5088dcc8e525a2e107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:22 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI"

This reverts commit 96a3edc6689a63800b14aa0a1cab0280fa236dee.

Mon Apr 12 20:13:41 2021 +0530
Original commit date: Mon Apr 12 20:13:41 2021 +0530
Original commit hash: 9cf2f46215daa0e97db7be11a439050748788332

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 06bf87b78bb7f6512e2468a94702c64235b258df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:21 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2157_00"

This reverts commit 1e252392d7092d3be4814ffc4cc56781c0e21052.

Mon Apr 12 20:13:27 2021 +0530
Original commit date: Mon Apr 12 20:13:27 2021 +0530
Original commit hash: bdd25dc690f1417c088c1e9eecb381b13b7da561

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f31cfad828f89d3c537528b76ee24df696225717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:19 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI"

This reverts commit 99cfcde63343da26feaffa8087b2a42039b0f689.

Mon Apr 12 20:13:09 2021 +0530
Original commit date: Mon Apr 12 20:13:09 2021 +0530
Original commit hash: 45d43b8c16f2445552e7f12b8c4c70180e3af613

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4b1785953ff201ee08d3cb80141ea40b01bea0bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:18 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Request setting to optionally enable CDR Relock feature for DEKEL PCIe ports"

This reverts commit 6a3d4555daf47b5936d9176a7d84891b983637ab.

Mon Apr 12 20:12:47 2021 +0530
Original commit date: Mon Apr 12 20:12:47 2021 +0530
Original commit hash: 43eca415758675d269bbade44a806556b414d7a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 45a7c6a7aa0fbf7c2d7f3f26ec2aaf3c16f503dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:15 2021 +0530 
-------------------------------------------------------------------------------- 
Request setting to optionally enable CDR Relock feature for DEKEL PCIe ports

Hsd-es-id: 22012222990
Original commit date: Thu Dec 31 09:48:53 2020 +0530
Change-Id: I24b042840576cc352dae42de3a702479a29125f9
Original commit hash: 6a3d4555daf47b5936d9176a7d84891b983637ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: dff7225006d20084ea9bab7f87a2c4cd709ece76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Apr 12 01:32:22 2021 -0700
Change-Id: I9136c16b1d113db8607bb3a352883faea5e1fdb8
Original commit hash: 99cfcde63343da26feaffa8087b2a42039b0f689

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d9f2da78c63122791b5dfcb3661cd929bb3ba7bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2157_00

Hsd-es-id: N/A
Original commit date: Sun Apr 11 17:47:34 2021 -0700
Change-Id: I9dfe694a33160b158b8cbdaeafaadbad9435e8a9
Original commit hash: 1e252392d7092d3be4814ffc4cc56781c0e21052

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9ec853df8d18369d413752ba1bf12beb10a67ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 11 01:22:38 2021 -0700
Change-Id: If85ec104184643c042f299c80db970f2945aca84
Original commit hash: 96a3edc6689a63800b14aa0a1cab0280fa236dee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5720f52b6334ee131c2404a22a6de71de610fa76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2156_00

Hsd-es-id: N/A
Original commit date: Sat Apr 10 17:47:59 2021 -0700
Change-Id: I9ab8768f4ab88735668856e6dd632d85fde77b47
Original commit hash: ff8954fbe059d87ef3521e93a403c5a1f951f6e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb61db5ebca80ba0a86c0ed87363b7689252c127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Apr 10 01:23:07 2021 -0700
Change-Id: I557162181a185592758faa8b6c17c94e34a2b47b
Original commit hash: d953ac376d966bb6e4d42e31e6b6a5d5c279da7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6828727bbf89f3f99b0607119003adbf9acf3ab5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2155_00

Hsd-es-id: N/A
Original commit date: Fri Apr 9 17:47:04 2021 -0700
Change-Id: I604da06c550f77252bbd6ec3882f8d7916897041
Original commit hash: f98fd51619c66c3b5e2c7b5b3b93f43e53889ee0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e356043075b27ba0b5bc7524b6df2897301034af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 9 01:36:47 2021 -0700
Change-Id: Idc9d642ed36c53a339bd90289e981458dabd2139
Original commit hash: f4296034215a78b0a5695c0e3af1133cf673e27a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2389e85ffe2dcbee7b66759fd63d918c1dc7524f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2154_00

Hsd-es-id: N/A
Original commit date: Thu Apr 8 17:48:38 2021 -0700
Change-Id: I80122c4d0ec1c161e33385935e725f506710ef9f
Original commit hash: 9635246696decd0caf318c79a97aff6bf7753e9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9f997a7084a9eb0386d88abb00d7f17f903fd4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 27 17:33:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2153_00

Hsd-es-id: N/A
Original commit date: Wed Apr 7 19:14:10 2021 -0700
Change-Id: Ied56fdb77a51f2fc43d6f859f5e219b2360ea3e7
Original commit hash: d43f3a4dc8f406667d808195579c38dc8ae31242

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
