{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689191444471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689191444479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 12 15:50:44 2023 " "Processing started: Wed Jul 12 15:50:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689191444479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191444479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191444479 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1689191446431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pkg " "Found design unit 1: alu_pkg" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-beh " "Found design unit 2: alu-beh" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453951 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191453951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/fsm.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_pkg " "Found design unit 1: fsm_pkg" {  } { { "../../src/fsm.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453966 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-behave " "Found design unit 2: fsm-behave" {  } { { "../../src/fsm.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/fsm.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453966 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../../src/fsm.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/fsm.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191453966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/memory.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_pkg " "Found design unit 1: memory_pkg" {  } { { "../../src/memory.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/memory.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory-beh " "Found design unit 2: memory-beh" {  } { { "../../src/memory.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/memory.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453981 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/memory.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/memory.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191453981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/seven_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pkg " "Found design unit 1: seven_seg_pkg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/seven_seg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg-behave " "Found design unit 2: seven_seg-behave" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/seven_seg.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453996 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/seven_seg.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191453996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191453996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/clock_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/clock_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_synchronizer_pkg " "Found design unit 1: clock_synchronizer_pkg" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/clock_synchronizer.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_synchronizer-behav " "Found design unit 2: clock_synchronizer-behav" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/clock_synchronizer.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454012 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_synchronizer " "Found entity 1: clock_synchronizer" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/clock_synchronizer.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191454012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/rising_edge_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer_pkg " "Found design unit 1: rising_edge_synchronizer_pkg" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rising_edge_synchronizer-beh " "Found design unit 2: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/rising_edge_synchronizer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454026 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/rising_edge_synchronizer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191454026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/three_digit_display.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/three_digit_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_digit_display_pkg " "Found design unit 1: three_digit_display_pkg" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 three_digit_display-behave " "Found design unit 2: three_digit_display-behave" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454041 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_digit_display " "Found entity 1: three_digit_display" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191454041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab7/src/top.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab7/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_pkg " "Found design unit 1: top_pkg" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 top-arch " "Found design unit 2: top-arch" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454055 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191454055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191454055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689191454248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchronizer clock_synchronizer:sw_clk_sync " "Elaborating entity \"clock_synchronizer\" for hierarchy \"clock_synchronizer:sw_clk_sync\"" {  } { { "../../src/top.vhd" "sw_clk_sync" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:detect_exe " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:detect_exe\"" {  } { { "../../src/top.vhd" "detect_exe" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:state_machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:state_machine\"" {  } { { "../../src/top.vhd" "state_machine" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:RAM " "Elaborating entity \"memory\" for hierarchy \"memory:RAM\"" {  } { { "../../src/top.vhd" "RAM" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:calc_unit " "Elaborating entity \"alu\" for hierarchy \"alu:calc_unit\"" {  } { { "../../src/top.vhd" "calc_unit" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_digit_display three_digit_display:disp " "Elaborating entity \"three_digit_display\" for hierarchy \"three_digit_display:disp\"" {  } { { "../../src/top.vhd" "disp" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg three_digit_display:disp\|seven_seg:disp0 " "Elaborating entity \"seven_seg\" for hierarchy \"three_digit_display:disp\|seven_seg:disp0\"" {  } { { "../../src/three_digit_display.vhd" "disp0" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191454338 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:RAM\|RAM " "RAM logic \"memory:RAM\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "../../src/memory.vhd" "RAM" { Text "C:/projects/HDL_Course/HDL/Lab7/src/memory.vhd" 42 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1689191454845 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689191454845 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:calc_unit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:calc_unit\|Div0\"" {  } { { "../../src/alu.vhd" "Div0" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689191454944 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689191454944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:calc_unit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:calc_unit\|lpm_divide:Div0\"" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191455119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:calc_unit\|lpm_divide:Div0 " "Instantiated megafunction \"alu:calc_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689191455119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689191455119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689191455119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689191455119 ""}  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/alu.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689191455119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/projects/HDL_Course/HDL/Lab7/hw/project/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191455215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191455215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/projects/HDL_Course/HDL/Lab7/hw/project/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191455288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191455288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/projects/HDL_Course/HDL/Lab7/hw/project/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689191455374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191455374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689191456241 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689191456241 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689191456241 "|top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689191456241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689191456326 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|ones_bcd\[0\] High " "Register three_digit_display:disp\|ones_bcd\[0\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|ones_bcd\[1\] High " "Register three_digit_display:disp\|ones_bcd\[1\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|ones_bcd\[2\] High " "Register three_digit_display:disp\|ones_bcd\[2\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|ones_bcd\[3\] High " "Register three_digit_display:disp\|ones_bcd\[3\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|tens_bcd\[0\] High " "Register three_digit_display:disp\|tens_bcd\[0\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|tens_bcd\[1\] High " "Register three_digit_display:disp\|tens_bcd\[1\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|tens_bcd\[2\] High " "Register three_digit_display:disp\|tens_bcd\[2\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|tens_bcd\[3\] High " "Register three_digit_display:disp\|tens_bcd\[3\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|hundreds_bcd\[0\] High " "Register three_digit_display:disp\|hundreds_bcd\[0\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|hundreds_bcd\[1\] High " "Register three_digit_display:disp\|hundreds_bcd\[1\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "three_digit_display:disp\|hundreds_bcd\[3\] High " "Register three_digit_display:disp\|hundreds_bcd\[3\] will power up to High" {  } { { "../../src/three_digit_display.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab7/src/three_digit_display.vhd" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689191456480 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1689191456480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689191456576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689191456836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689191456836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689191456955 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689191456955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689191456955 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689191456955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689191456955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689191456973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 12 15:50:56 2023 " "Processing ended: Wed Jul 12 15:50:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689191456973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689191456973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689191456973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689191456973 ""}
