Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:55:29 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.516        0.000                      0                21604        0.041        0.000                      0                21604        3.225        0.000                       0                  9245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.516        0.000                      0                21604        0.041        0.000                      0                21604        3.225        0.000                       0                  9245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.631ns (29.834%)  route 3.836ns (70.166%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.630 r  add4/mem_reg[0][0][31]_i_9/O[3]
                         net (fo=1, routed)           0.199     4.829    fsm2/out[27]
    SLICE_X27Y55         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.929 r  fsm2/mem[0][0][27]_i_1__2/O
                         net (fo=16, routed)          0.573     5.502    C0_0/D[27]
    SLICE_X28Y65         FDRE                                         r  C0_0/mem_reg[2][3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y65         FDRE                                         r  C0_0/mem_reg[2][3][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y65         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[2][3][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][2][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 1.590ns (29.094%)  route 3.875ns (70.906%))
  Logic Levels:           10  (CARRY8=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.621 r  add4/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.202     4.823    fsm2/out[23]
    SLICE_X26Y54         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.863 r  fsm2/mem[0][0][23]_i_1__2/O
                         net (fo=16, routed)          0.637     5.500    C0_0/D[23]
    SLICE_X31Y66         FDRE                                         r  C0_0/mem_reg[1][2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X31Y66         FDRE                                         r  C0_0/mem_reg[1][2][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y66         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][2][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.636ns (29.947%)  route 3.827ns (70.053%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.671 r  add4/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.199     4.870    fsm2/out[29]
    SLICE_X27Y58         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.934 r  fsm2/mem[0][0][29]_i_1__2/O
                         net (fo=16, routed)          0.564     5.498    C0_0/D[29]
    SLICE_X26Y67         FDRE                                         r  C0_0/mem_reg[0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.025     7.025    C0_0/clk
    SLICE_X26Y67         FDRE                                         r  C0_0/mem_reg[0][1][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y67         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][2][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.590ns (29.105%)  route 3.873ns (70.895%))
  Logic Levels:           10  (CARRY8=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.621 r  add4/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.202     4.823    fsm2/out[23]
    SLICE_X26Y54         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.863 r  fsm2/mem[0][0][23]_i_1__2/O
                         net (fo=16, routed)          0.635     5.498    C0_0/D[23]
    SLICE_X29Y66         FDRE                                         r  C0_0/mem_reg[2][2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X29Y66         FDRE                                         r  C0_0/mem_reg[2][2][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y66         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[2][2][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.588ns (29.116%)  route 3.866ns (70.884%))
  Logic Levels:           10  (CARRY8=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.561 r  add4/mem_reg[0][0][23]_i_2/O[2]
                         net (fo=1, routed)           0.198     4.759    fsm2/out[18]
    SLICE_X27Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.857 r  fsm2/mem[0][0][18]_i_1__2/O
                         net (fo=16, routed)          0.632     5.489    C0_0/D[18]
    SLICE_X32Y61         FDRE                                         r  C0_0/mem_reg[3][1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.024     7.024    C0_0/clk
    SLICE_X32Y61         FDRE                                         r  C0_0/mem_reg[3][1][18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y61         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[3][1][18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.613ns (29.569%)  route 3.842ns (70.431%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.598 r  add4/mem_reg[0][0][31]_i_9/O[0]
                         net (fo=1, routed)           0.266     4.864    fsm2/out[24]
    SLICE_X27Y57         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     4.978 r  fsm2/mem[0][0][24]_i_1__2/O
                         net (fo=16, routed)          0.512     5.490    C0_0/D[24]
    SLICE_X31Y60         FDRE                                         r  C0_0/mem_reg[1][0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X31Y60         FDRE                                         r  C0_0/mem_reg[1][0][24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y60         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][0][24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.590ns (29.239%)  route 3.848ns (70.761%))
  Logic Levels:           10  (CARRY8=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.621 r  add4/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.202     4.823    fsm2/out[23]
    SLICE_X26Y54         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.863 r  fsm2/mem[0][0][23]_i_1__2/O
                         net (fo=16, routed)          0.610     5.473    C0_0/D[23]
    SLICE_X30Y66         FDRE                                         r  C0_0/mem_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.025     7.025    C0_0/clk
    SLICE_X30Y66         FDRE                                         r  C0_0/mem_reg[1][1][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y66         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.631ns (30.004%)  route 3.805ns (69.996%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.630 r  add4/mem_reg[0][0][31]_i_9/O[3]
                         net (fo=1, routed)           0.199     4.829    fsm2/out[27]
    SLICE_X27Y55         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.929 r  fsm2/mem[0][0][27]_i_1__2/O
                         net (fo=16, routed)          0.542     5.471    C0_0/D[27]
    SLICE_X28Y65         FDRE                                         r  C0_0/mem_reg[3][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y65         FDRE                                         r  C0_0/mem_reg[3][0][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y65         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][0][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.721ns (31.688%)  route 3.710ns (68.312%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.672 r  add4/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.163     4.835    fsm2/out[31]
    SLICE_X28Y58         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.983 r  fsm2/mem[0][0][31]_i_2__6/O
                         net (fo=16, routed)          0.483     5.466    C0_0/D[31]
    SLICE_X31Y62         FDRE                                         r  C0_0/mem_reg[2][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X31Y62         FDRE                                         r  C0_0/mem_reg[2][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[2][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 fsm20/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.631ns (30.037%)  route 3.799ns (69.963%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.035     0.035    fsm20/clk
    SLICE_X27Y76         FDRE                                         r  fsm20/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm20/out_reg[2]/Q
                         net (fo=13, routed)          0.272     0.403    fsm20/fsm20_out[2]
    SLICE_X28Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     0.599 r  fsm20/out[0]_i_2__17/O
                         net (fo=10, routed)          0.261     0.860    fsm17/out_reg[0]_8
    SLICE_X30Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.037 f  fsm17/mem[0][0][31]_i_36__2/O
                         net (fo=5, routed)           0.412     1.449    fsm15/mem_reg[2][3][30]_4
    SLICE_X30Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     1.549 f  fsm15/mem[0][0][31]_i_10__2/O
                         net (fo=164, routed)         0.930     2.479    add3/mem_reg[0][0][31]_i_40_0
    SLICE_X37Y111        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.656 r  add3/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.680    add3/mem[0][0][7]_i_30_n_0
    SLICE_X37Y111        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.882 r  add3/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.910    add3/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.996 r  add3/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           1.070     4.066    add4/mem_reg[0][0][31]_i_9_0[10]
    SLICE_X26Y56         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.240 r  add4/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     4.251    add4/mem[0][0][15]_i_16_n_0
    SLICE_X26Y56         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     4.447 r  add4/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.475    add4/mem_reg[0][0][15]_i_2_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.498 r  add4/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.526    add4/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.630 r  add4/mem_reg[0][0][31]_i_9/O[3]
                         net (fo=1, routed)           0.199     4.829    fsm2/out[27]
    SLICE_X27Y55         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.929 r  fsm2/mem[0][0][27]_i_1__2/O
                         net (fo=16, routed)          0.536     5.465    C0_0/D[27]
    SLICE_X28Y66         FDRE                                         r  C0_0/mem_reg[0][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_0/clk
    SLICE_X28Y66         FDRE                                         r  C0_0/mem_reg[0][2][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y66         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[0][2][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  1.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe17/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read17_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    mult_pipe17/clk
    SLICE_X27Y131        FDRE                                         r  mult_pipe17/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y131        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe17/out_reg[6]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read17_0/Q[6]
    SLICE_X26Y131        FDRE                                         r  bin_read17_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    bin_read17_0/clk
    SLICE_X26Y131        FDRE                                         r  bin_read17_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y131        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read17_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    bin_read9_0/clk
    SLICE_X22Y132        FDRE                                         r  bin_read9_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read9_0/out_reg[30]/Q
                         net (fo=1, routed)           0.054     0.106    v_0_1_00/out_reg[30]_1
    SLICE_X23Y132        FDRE                                         r  v_0_1_00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    v_0_1_00/clk
    SLICE_X23Y132        FDRE                                         r  v_0_1_00/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y132        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_00/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe17/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read17_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    mult_pipe17/clk
    SLICE_X27Y132        FDRE                                         r  mult_pipe17/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe17/out_reg[12]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read17_0/Q[12]
    SLICE_X26Y132        FDRE                                         r  bin_read17_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read17_0/clk
    SLICE_X26Y132        FDRE                                         r  bin_read17_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read17_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe8/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe8/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe8/clk
    SLICE_X18Y151        FDRE                                         r  mult_pipe8/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe8/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.055     0.107    mult_pipe8/p_1_in[4]
    SLICE_X18Y150        FDRE                                         r  mult_pipe8/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    mult_pipe8/clk
    SLICE_X18Y150        FDRE                                         r  mult_pipe8/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y150        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe8/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe13/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read13_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe13/clk
    SLICE_X38Y119        FDRE                                         r  mult_pipe13/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe13/out_reg[6]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read13_0/Q[6]
    SLICE_X38Y118        FDRE                                         r  bin_read13_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read13_0/clk
    SLICE_X38Y118        FDRE                                         r  bin_read13_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y118        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read13_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read17_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    bin_read17_0/clk
    SLICE_X26Y131        FDRE                                         r  bin_read17_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y131        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read17_0/out_reg[26]/Q
                         net (fo=1, routed)           0.055     0.107    v_0_1_10/out_reg[26]_1
    SLICE_X25Y131        FDRE                                         r  v_0_1_10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    v_0_1_10/clk
    SLICE_X25Y131        FDRE                                         r  v_0_1_10/out_reg[26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y131        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_10/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 j3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    j3/clk
    SLICE_X26Y75         FDRE                                         r  j3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j3/out_reg[2]/Q
                         net (fo=7, routed)           0.030     0.082    j3/Q[2]
    SLICE_X26Y75         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.102 r  j3/out[3]_i_2__5/O
                         net (fo=1, routed)           0.006     0.108    j3/j3_in[3]
    SLICE_X26Y75         FDRE                                         r  j3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    j3/clk
    SLICE_X26Y75         FDRE                                         r  j3/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    bin_read9_0/clk
    SLICE_X22Y132        FDRE                                         r  bin_read9_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read9_0/out_reg[31]/Q
                         net (fo=1, routed)           0.055     0.108    v_0_1_00/out_reg[31]_1
    SLICE_X23Y132        FDRE                                         r  v_0_1_00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    v_0_1_00/clk
    SLICE_X23Y132        FDRE                                         r  v_0_1_00/out_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y132        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_00/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe7/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read7_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    mult_pipe7/clk
    SLICE_X38Y111        FDRE                                         r  mult_pipe7/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe7/out_reg[6]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read7_0/Q[6]
    SLICE_X38Y111        FDRE                                         r  bin_read7_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read7_0/clk
    SLICE_X38Y111        FDRE                                         r  bin_read7_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y111        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read7_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read17_0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    bin_read17_0/clk
    SLICE_X26Y131        FDRE                                         r  bin_read17_0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read17_0/out_reg[22]/Q
                         net (fo=1, routed)           0.057     0.109    v_0_1_10/out_reg[22]_1
    SLICE_X25Y131        FDRE                                         r  v_0_1_10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    v_0_1_10/clk
    SLICE_X25Y131        FDRE                                         r  v_0_1_10/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y131        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_1_10/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y51  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y60  mult_pipe14/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y61  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y54  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y10  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y12  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y60  mult_pipe10/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe17/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y141  A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y156  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y162  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y170  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y158  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y164  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y172  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y158  A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y167  A0_0/mem_reg[0][0][16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y153  A0_0/mem_reg[0][0][17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y141  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y141  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y156  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y156  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y162  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y162  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y170  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y170  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y158  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y158  A0_0/mem_reg[0][0][12]/C



