
---------- Begin Simulation Statistics ----------
final_tick                                  831775000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24943                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159404                       # Number of bytes of host memory used
host_op_rate                                    25025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.59                       # Real time elapsed on the host
host_tick_rate                              181106282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      114550                       # Number of instructions simulated
sim_ops                                        114932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000832                       # Number of seconds simulated
sim_ticks                                   831775000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22346                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002845                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997155                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1663550                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1658817.000006                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15926                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6420                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4732.999994                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120838                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20291                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16266                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62913     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20576     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15969     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2366500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2366500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2366500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     829408500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2366500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             182                       # Number of branches fetched
system.cpu01.committedInsts                       938                       # Number of instructions committed
system.cpu01.committedOps                         944                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980037                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019963                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1663549                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             33208.981997                       # Number of busy cycles
system.cpu01.num_conditional_control_insts           95                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                        87                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1630340.018003                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                 924                       # Number of integer alu accesses
system.cpu01.num_int_insts                        924                       # number of integer instructions
system.cpu01.num_int_register_reads              1078                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              639                       # number of times the integer registers were written
system.cpu01.num_load_insts                       208                       # Number of load instructions
system.cpu01.num_mem_refs                         370                       # number of memory refs
system.cpu01.num_store_insts                      162                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      1.06%      1.06% # Class of executed instruction
system.cpu01.op_class::IntAlu                     563     59.51%     60.57% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.11%     60.68% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.21%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     60.89% # Class of executed instruction
system.cpu01.op_class::MemRead                    212     22.41%     83.30% # Class of executed instruction
system.cpu01.op_class::MemWrite                   146     15.43%     98.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.73% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.27%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                      946                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      191164000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    191164000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    191164000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     640611000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    191164000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             209                       # Number of branches fetched
system.cpu02.committedInsts                      1067                       # Number of instructions committed
system.cpu02.committedOps                        1073                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982768                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017232                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1663541                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             28665.846879                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          110                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                        99                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1634875.153121                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1050                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1050                       # number of integer instructions
system.cpu02.num_int_register_reads              1226                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              732                       # number of times the integer registers were written
system.cpu02.num_load_insts                       238                       # Number of load instructions
system.cpu02.num_mem_refs                         413                       # number of memory refs
system.cpu02.num_store_insts                      175                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.93%      0.93% # Class of executed instruction
system.cpu02.op_class::IntAlu                     649     60.37%     61.30% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.09%     61.40% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.19%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.58% # Class of executed instruction
system.cpu02.op_class::MemRead                    242     22.51%     84.09% # Class of executed instruction
system.cpu02.op_class::MemWrite                   159     14.79%     98.88% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     98.88% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      1.12%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1075                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      179589500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    179589500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    179589500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     652185500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    179589500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             179                       # Number of branches fetched
system.cpu03.committedInsts                       908                       # Number of instructions committed
system.cpu03.committedOps                         914                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982899                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017101                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1663549                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             28447.984865                       # Number of busy cycles
system.cpu03.num_conditional_control_insts           93                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                        86                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1635101.015135                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                 892                       # Number of integer alu accesses
system.cpu03.num_int_insts                        892                       # number of integer instructions
system.cpu03.num_int_register_reads              1047                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              613                       # number of times the integer registers were written
system.cpu03.num_load_insts                       200                       # Number of load instructions
system.cpu03.num_mem_refs                         360                       # number of memory refs
system.cpu03.num_store_insts                      160                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      1.09%      1.09% # Class of executed instruction
system.cpu03.op_class::IntAlu                     543     59.28%     60.37% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.11%     60.48% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.22%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     60.70% # Class of executed instruction
system.cpu03.op_class::MemRead                    204     22.27%     82.97% # Class of executed instruction
system.cpu03.op_class::MemWrite                   144     15.72%     98.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     98.69% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      1.31%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                      916                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      165539000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    165539000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    165539000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     666236000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    165539000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             190                       # Number of branches fetched
system.cpu04.committedInsts                       960                       # Number of instructions committed
system.cpu04.committedOps                         966                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982260                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017740                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1663489                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             29510.919802                       # Number of busy cycles
system.cpu04.num_conditional_control_insts           98                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                        92                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1633978.080198                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                 942                       # Number of integer alu accesses
system.cpu04.num_int_insts                        942                       # number of integer instructions
system.cpu04.num_int_register_reads              1104                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              651                       # number of times the integer registers were written
system.cpu04.num_load_insts                       212                       # Number of load instructions
system.cpu04.num_mem_refs                         376                       # number of memory refs
system.cpu04.num_store_insts                      164                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      1.03%      1.03% # Class of executed instruction
system.cpu04.op_class::IntAlu                     579     59.81%     60.85% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.10%     60.95% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.21%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.16% # Class of executed instruction
system.cpu04.op_class::MemRead                    216     22.31%     83.47% # Class of executed instruction
system.cpu04.op_class::MemWrite                   148     15.29%     98.76% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                      968                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      151811500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    151811500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    151811500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     679963500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    151811500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             219                       # Number of branches fetched
system.cpu05.committedInsts                      1117                       # Number of instructions committed
system.cpu05.committedOps                        1123                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.982854                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.017146                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1663549                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             28522.984820                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          114                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       105                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1635026.015180                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1097                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1097                       # number of integer instructions
system.cpu05.num_int_register_reads              1282                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              767                       # number of times the integer registers were written
system.cpu05.num_load_insts                       252                       # Number of load instructions
system.cpu05.num_mem_refs                         433                       # number of memory refs
system.cpu05.num_store_insts                      181                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.89%      0.89% # Class of executed instruction
system.cpu05.op_class::IntAlu                     679     60.36%     61.24% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.09%     61.33% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.18%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.51% # Class of executed instruction
system.cpu05.op_class::MemRead                    256     22.76%     84.27% # Class of executed instruction
system.cpu05.op_class::MemWrite                   165     14.67%     98.93% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     98.93% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      1.07%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1125                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      139352500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    139352500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    139352500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     692422500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    139352500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             182                       # Number of branches fetched
system.cpu06.committedInsts                       916                       # Number of instructions committed
system.cpu06.committedOps                         922                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982521                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017479                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1663530                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             29076.652387                       # Number of busy cycles
system.cpu06.num_conditional_control_insts           93                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                        89                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1634453.347613                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                 898                       # Number of integer alu accesses
system.cpu06.num_int_insts                        898                       # number of integer instructions
system.cpu06.num_int_register_reads              1055                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              619                       # number of times the integer registers were written
system.cpu06.num_load_insts                       203                       # Number of load instructions
system.cpu06.num_mem_refs                         362                       # number of memory refs
system.cpu06.num_store_insts                      159                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      1.08%      1.08% # Class of executed instruction
system.cpu06.op_class::IntAlu                     549     59.42%     60.50% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.11%     60.61% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.22%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     60.82% # Class of executed instruction
system.cpu06.op_class::MemRead                    207     22.40%     83.23% # Class of executed instruction
system.cpu06.op_class::MemWrite                   143     15.48%     98.70% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     98.70% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      1.30%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                      924                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      125282500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    125282500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    125282500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     706492500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    125282500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             180                       # Number of branches fetched
system.cpu07.committedInsts                       915                       # Number of instructions committed
system.cpu07.committedOps                         921                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983129                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016871                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1663549                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             28065.985095                       # Number of busy cycles
system.cpu07.num_conditional_control_insts           94                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                        86                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1635483.014905                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                 899                       # Number of integer alu accesses
system.cpu07.num_int_insts                        899                       # number of integer instructions
system.cpu07.num_int_register_reads              1054                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              619                       # number of times the integer registers were written
system.cpu07.num_load_insts                       201                       # Number of load instructions
system.cpu07.num_mem_refs                         361                       # number of memory refs
system.cpu07.num_store_insts                      160                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      1.08%      1.08% # Class of executed instruction
system.cpu07.op_class::IntAlu                     549     59.48%     60.56% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.11%     60.67% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.22%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::MemRead                    205     22.21%     83.10% # Class of executed instruction
system.cpu07.op_class::MemWrite                   144     15.60%     98.70% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.70% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.30%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                      923                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      111730000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    111730000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    111730000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     720045000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    111730000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             194                       # Number of branches fetched
system.cpu08.committedInsts                       988                       # Number of instructions committed
system.cpu08.committedOps                         994                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983105                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016895                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1663325                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             28102.200547                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                        92                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1635222.799453                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                 972                       # Number of integer alu accesses
system.cpu08.num_int_insts                        972                       # number of integer instructions
system.cpu08.num_int_register_reads              1139                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              674                       # number of times the integer registers were written
system.cpu08.num_load_insts                       221                       # Number of load instructions
system.cpu08.num_mem_refs                         388                       # number of memory refs
system.cpu08.num_store_insts                      167                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu08.op_class::IntAlu                     595     59.74%     60.74% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.10%     60.84% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.20%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::MemRead                    225     22.59%     83.63% # Class of executed instruction
system.cpu08.op_class::MemWrite                   151     15.16%     98.80% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     98.80% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      1.20%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                      996                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       98839000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     98839000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     98839000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     732936000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     98839000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             190                       # Number of branches fetched
system.cpu09.committedInsts                       956                       # Number of instructions committed
system.cpu09.committedOps                         962                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983200                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016800                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1663281                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             27943.482708                       # Number of busy cycles
system.cpu09.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                        94                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1635337.517292                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                 936                       # Number of integer alu accesses
system.cpu09.num_int_insts                        936                       # number of integer instructions
system.cpu09.num_int_register_reads              1099                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              648                       # number of times the integer registers were written
system.cpu09.num_load_insts                       213                       # Number of load instructions
system.cpu09.num_mem_refs                         376                       # number of memory refs
system.cpu09.num_store_insts                      163                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      1.04%      1.04% # Class of executed instruction
system.cpu09.op_class::IntAlu                     575     59.65%     60.68% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.10%     60.79% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.21%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     61.00% # Class of executed instruction
system.cpu09.op_class::MemRead                    217     22.51%     83.51% # Class of executed instruction
system.cpu09.op_class::MemWrite                   147     15.25%     98.76% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                      964                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       83278500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     83278500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     83278500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     748496500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     83278500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             188                       # Number of branches fetched
system.cpu10.committedInsts                       955                       # Number of instructions committed
system.cpu10.committedOps                         961                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982895                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017105                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1663421                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             28452.795422                       # Number of busy cycles
system.cpu10.num_conditional_control_insts           97                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                        91                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1634968.204578                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                 937                       # Number of integer alu accesses
system.cpu10.num_int_insts                        937                       # number of integer instructions
system.cpu10.num_int_register_reads              1099                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              648                       # number of times the integer registers were written
system.cpu10.num_load_insts                       211                       # Number of load instructions
system.cpu10.num_mem_refs                         375                       # number of memory refs
system.cpu10.num_store_insts                      164                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      1.04%      1.04% # Class of executed instruction
system.cpu10.op_class::IntAlu                     575     59.71%     60.75% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.10%     60.85% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.21%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.06% # Class of executed instruction
system.cpu10.op_class::MemRead                    215     22.33%     83.39% # Class of executed instruction
system.cpu10.op_class::MemWrite                   148     15.37%     98.75% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.75% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.25%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                      963                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       68464000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     68464000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     68464000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     763311000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     68464000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             152                       # Number of branches fetched
system.cpu11.committedInsts                       763                       # Number of instructions committed
system.cpu11.committedOps                         769                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983469                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016531                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1663306                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             27495.968424                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           79                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        73                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1635810.031576                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 749                       # Number of integer alu accesses
system.cpu11.num_int_insts                        749                       # number of integer instructions
system.cpu11.num_int_register_reads               883                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              506                       # number of times the integer registers were written
system.cpu11.num_load_insts                       163                       # Number of load instructions
system.cpu11.num_mem_refs                         307                       # number of memory refs
system.cpu11.num_store_insts                      144                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.30%      1.30% # Class of executed instruction
system.cpu11.op_class::IntAlu                     451     58.50%     59.79% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.13%     59.92% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.26%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.18% # Class of executed instruction
system.cpu11.op_class::MemRead                    167     21.66%     81.84% # Class of executed instruction
system.cpu11.op_class::MemWrite                   128     16.60%     98.44% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.44% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.56%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      771                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       55857000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     55857000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     55857000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     775918000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     55857000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             194                       # Number of branches fetched
system.cpu12.committedInsts                       971                       # Number of instructions committed
system.cpu12.committedOps                         977                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983022                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016978                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1663321                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             28240.113970                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                        92                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1635080.886030                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                 953                       # Number of integer alu accesses
system.cpu12.num_int_insts                        953                       # number of integer instructions
system.cpu12.num_int_register_reads              1116                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              661                       # number of times the integer registers were written
system.cpu12.num_load_insts                       213                       # Number of load instructions
system.cpu12.num_mem_refs                         376                       # number of memory refs
system.cpu12.num_store_insts                      163                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  11      1.12%      1.12% # Class of executed instruction
system.cpu12.op_class::IntAlu                     590     60.20%     61.33% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.10%     61.43% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.20%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.63% # Class of executed instruction
system.cpu12.op_class::MemRead                    217     22.14%     83.78% # Class of executed instruction
system.cpu12.op_class::MemWrite                   147     15.00%     98.78% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     98.78% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.22%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                      980                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       41907500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     41907500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     41907500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     789867500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     41907500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             176                       # Number of branches fetched
system.cpu13.committedInsts                       885                       # Number of instructions committed
system.cpu13.committedOps                         891                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982155                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017845                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1663064                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             29677.329308                       # Number of busy cycles
system.cpu13.num_conditional_control_insts           90                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                        86                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1633386.670692                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                 868                       # Number of integer alu accesses
system.cpu13.num_int_insts                        868                       # number of integer instructions
system.cpu13.num_int_register_reads              1022                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              596                       # number of times the integer registers were written
system.cpu13.num_load_insts                       196                       # Number of load instructions
system.cpu13.num_mem_refs                         352                       # number of memory refs
system.cpu13.num_store_insts                      156                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      1.12%      1.12% # Class of executed instruction
system.cpu13.op_class::IntAlu                     528     59.13%     60.25% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.11%     60.36% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.22%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     60.58% # Class of executed instruction
system.cpu13.op_class::MemRead                    200     22.40%     82.98% # Class of executed instruction
system.cpu13.op_class::MemWrite                   140     15.68%     98.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     98.66% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      1.34%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                      893                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       27154000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     27154000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     27154000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     804621000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     27154000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             196                       # Number of branches fetched
system.cpu14.committedInsts                       997                       # Number of instructions committed
system.cpu14.committedOps                        1003                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.982596                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.017404                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1663358                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             28948.660446                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                        94                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1634409.339554                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                 980                       # Number of integer alu accesses
system.cpu14.num_int_insts                        980                       # number of integer instructions
system.cpu14.num_int_register_reads              1150                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              680                       # number of times the integer registers were written
system.cpu14.num_load_insts                       224                       # Number of load instructions
system.cpu14.num_mem_refs                         392                       # number of memory refs
system.cpu14.num_store_insts                      168                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu14.op_class::IntAlu                     600     59.70%     60.70% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.10%     60.80% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.20%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.00% # Class of executed instruction
system.cpu14.op_class::MemRead                    228     22.69%     83.68% # Class of executed instruction
system.cpu14.op_class::MemWrite                   152     15.12%     98.81% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.81% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.19%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1005                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       13326000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     13326000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     13326000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     818449000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13326000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             285                       # Number of branches fetched
system.cpu15.committedInsts                      1214                       # Number of instructions committed
system.cpu15.committedOps                        1219                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985462                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014538                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1663403                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24182.864857                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          182                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       103                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1639220.135143                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1202                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1202                       # number of integer instructions
system.cpu15.num_int_register_reads              1364                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              839                       # number of times the integer registers were written
system.cpu15.num_load_insts                       210                       # Number of load instructions
system.cpu15.num_mem_refs                         369                       # number of memory refs
system.cpu15.num_store_insts                      159                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.86%      1.86% # Class of executed instruction
system.cpu15.op_class::IntAlu                     841     68.04%     69.90% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.08%     69.98% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.16%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     70.15% # Class of executed instruction
system.cpu15.op_class::MemRead                    213     17.23%     87.38% # Class of executed instruction
system.cpu15.op_class::MemWrite                   144     11.65%     99.03% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.03% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.97%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1236                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1678500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1678500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1678500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     830096500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1678500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    640477.27                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               52183.08                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    33433.08                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       59.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    72.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       14.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     21.86                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.58                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     72711971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             72711971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     99873163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            99873163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     27161191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27161191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          499                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.280561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    96.760934                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.400335                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          306     61.32%     61.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          142     28.46%     89.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           33      6.61%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            5      1.00%     97.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            5      1.00%     98.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.20%     98.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.20%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.40%     99.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          499                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 49728                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  60480                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  10752                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12288                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               22592                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        60480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             60480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        22592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          22592                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          945                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     42906.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        49728                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 59785398.695560701191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     40546250                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          353                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  47304720.96                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12288                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 14773225.932493763044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  16698566500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2094                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               183                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          945                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                945                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          353                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               353                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              113                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              89                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              88                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              27                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              77                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000702598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.363636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.066679                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    41.374564                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            1      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            3     27.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    754                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  945                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        945                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                39.25                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     305                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3885000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    831339500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               40546250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    25977500                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.454545                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.430981                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.934199                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               3     27.27%     27.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               8     72.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 353                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       353                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               74.66                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    165                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            17227680                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      225173940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           496.566012                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3412500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     84133500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    210083250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15627000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    493818750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2290080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       80676480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2049180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        25162260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             413031195                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           782851500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                125280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            23608830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2299080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      265289400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           519.537351                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3786000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     26000000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     50067000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    141672250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     28451250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    581798500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2490720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1221990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       54402240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3498600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        16986360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             432138180                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           773218500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                876960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    558523.19                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               49704.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    30954.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       64.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    82.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       16.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    32.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.99                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     82329957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             82329957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    114492501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           114492501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     32162544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            32162544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   122.959707                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    97.099398                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   125.378320                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          328     60.07%     60.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          170     31.14%     91.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           28      5.13%     96.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            8      1.47%     97.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      0.55%     98.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.37%     98.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.18%     98.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.55%     99.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          546                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 53888                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  68480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  14592                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13760                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               26752                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        68480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             68480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        26752                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          26752                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1070                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39113.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        53888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 64786751.224790357053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     41851250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          418                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  44046678.23                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13760                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 16542935.288990411907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  18411511500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  171                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2280                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               204                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1070                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1070                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          418                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               418                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   46.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               93                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              21                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               13                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              79                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              49                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000586296000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     67.750000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    55.523275                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    51.285520                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            3     25.00%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            2     16.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            2     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    816                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1070                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1070                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                39.55                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     333                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4210000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    831082500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               41851250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    26063750                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.916667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.904680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.668558                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     83.33%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 418                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       418                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               70.45                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    174                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            19404510                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1585080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      230548470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           507.671918                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3927500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     57456000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    219608750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     19458250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    505584500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2425440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       84327360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2591820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        19373700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             422268810                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           782208750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            23480580                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2341920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      245807940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           516.866268                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3375000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     36852750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    198286750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     27915000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    539085500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2336640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1229580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       76144320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3420060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        12158040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             429916440                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           772640250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                918720                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    617018.92                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               48742.59                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    29992.59                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       62.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    75.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       16.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    28.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.15                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.62                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     75020288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             75020288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    103720357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           103720357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     28700069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            28700069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          511                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   128.626223                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   100.259624                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   127.904312                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          296     57.93%     57.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          154     30.14%     88.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           34      6.65%     94.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           13      2.54%     97.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            5      0.98%     98.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.39%     98.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            5      0.98%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          511                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 51840                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  62400                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  10560                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13952                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               23872                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        62400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             62400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        23872                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          23872                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          975                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     40493.85                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        51840                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 62324546.902708068490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     39481500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          373                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  45136258.71                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13952                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 16773766.944185627624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  16835824500                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  124                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2187                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               206                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          975                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                975                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          373                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               373                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   48.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               57                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               88                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              88                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             110                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              37                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              27                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               12                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              82                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              38                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000722722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            64                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    56.250435                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.197263                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            4     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    786                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     22                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  975                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        975                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                41.23                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     334                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4050000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    831741500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               39481500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    24294000                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     18.166667                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    18.158737                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 373                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       373                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               73.09                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    182                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            17559420                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1563660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      229606830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           498.963993                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2493000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     79289500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    205306250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     16210000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    503516250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       78841440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2577540                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        22895280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             415025775                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           785318250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            24291120                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2092020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      260225520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           524.458177                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2538000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     27040000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     18762500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    183709500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     29050750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    570674250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2051520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1108140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       70552320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3205860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         7816440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             436231200                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           772196250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                965700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    608771.60                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               46264.29                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    27514.29                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       61.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    76.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       16.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    29.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.90                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     76020558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             76020558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    105105347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           105105347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     29084789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            29084789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          511                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   127.499022                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    99.369889                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   130.976182                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          296     57.93%     57.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          164     32.09%     90.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           25      4.89%     94.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            9      1.76%     96.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            8      1.57%     98.24% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            4      0.78%     99.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.20%     99.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          511                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 51520                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  63232                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  11712                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  13824                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               24192                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        63232                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             63232                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        24192                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          24192                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          988                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     37695.09                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        51520                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 61939827.477382704616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     37242750                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          378                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  47432768.52                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        13824                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 16619879.174055483192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  17929586500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2180                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               204                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          988                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                988                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          378                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               378                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   48.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               63                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              115                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             100                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             110                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              23                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              26                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              79                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              46                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000694840500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     63.583333                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    53.114692                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    44.880565                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            3     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            1      8.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            3     25.00%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            2     16.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    791                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  988                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        988                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                40.62                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     327                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4025000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    831582000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               37242750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    22149000                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 378                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       378                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               73.68                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    182                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            18767820                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1513680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      220627620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           492.439662                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3138500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    102790750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    198323250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     19489000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    483853500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  804540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       76157280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2577540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        29639460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             409599000                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           782868250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            27884400                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      235528560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           514.301205                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2490000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     37863750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    210953750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     37670500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    516537000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2025600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1134705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       81015360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3170160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        11848200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             427782885                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           760153750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                955260                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         532     24.23%     24.23% |         579     26.37%     50.59% |         531     24.18%     74.77% |         554     25.23%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2196                      
system.ruby.Directory_Controller.Data    |         353     23.19%     23.19% |         418     27.46%     50.66% |         373     24.51%     75.16% |         378     24.84%    100.00%
system.ruby.Directory_Controller.Data::total         1522                      
system.ruby.Directory_Controller.Fetch   |         945     23.76%     23.76% |        1070     26.90%     50.65% |         975     24.51%     75.16% |         988     24.84%    100.00%
system.ruby.Directory_Controller.Fetch::total         3978                      
system.ruby.Directory_Controller.I.Fetch |         945     23.76%     23.76% |        1070     26.90%     50.65% |         975     24.51%     75.16% |         988     24.84%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         3978                      
system.ruby.Directory_Controller.IM.Memory_Data |         945     23.76%     23.76% |        1070     26.90%     50.65% |         975     24.51%     75.16% |         988     24.84%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         3978                      
system.ruby.Directory_Controller.M.CleanReplacement |         532     24.23%     24.23% |         579     26.37%     50.59% |         531     24.18%     74.77% |         554     25.23%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2196                      
system.ruby.Directory_Controller.M.Data  |         353     23.19%     23.19% |         418     27.46%     50.66% |         373     24.51%     75.16% |         378     24.84%    100.00%
system.ruby.Directory_Controller.M.Data::total         1522                      
system.ruby.Directory_Controller.MI.Memory_Ack |         353     23.21%     23.21% |         418     27.48%     50.69% |         372     24.46%     75.15% |         378     24.85%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1521                      
system.ruby.Directory_Controller.Memory_Ack |         353     23.21%     23.21% |         418     27.48%     50.69% |         372     24.46%     75.15% |         378     24.85%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1521                      
system.ruby.Directory_Controller.Memory_Data |         945     23.76%     23.76% |        1070     26.90%     50.65% |         975     24.51%     75.16% |         988     24.84%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         3978                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       134103                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      134103    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       134103                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       139138                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.685420                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.181339                      
system.ruby.IFETCH.latency_hist_seqr::stdev    34.460093                      
system.ruby.IFETCH.latency_hist_seqr     |      138704     99.69%     99.69% |         371      0.27%     99.95% |          31      0.02%     99.98% |           2      0.00%     99.98% |           7      0.01%     99.98% |          23      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       139138                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5035                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   130.477656                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   100.001602                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   129.076639                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4601     91.38%     91.38% |         371      7.37%     98.75% |          31      0.62%     99.36% |           2      0.04%     99.40% |           7      0.14%     99.54% |          23      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5035                      
system.ruby.L1Cache_Controller.Ack       |           7     13.46%     13.46% |           4      7.69%     21.15% |           5      9.62%     30.77% |           2      3.85%     34.62% |           3      5.77%     40.38% |           4      7.69%     48.08% |           2      3.85%     51.92% |           2      3.85%     55.77% |           3      5.77%     61.54% |           2      3.85%     65.38% |           5      9.62%     75.00% |           2      3.85%     78.85% |           2      3.85%     82.69% |           2      3.85%     86.54% |           2      3.85%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.Ack::total           52                      
system.ruby.L1Cache_Controller.Ack_all   |           3      7.14%      7.14% |           2      4.76%     11.90% |           3      7.14%     19.05% |           2      4.76%     23.81% |           3      7.14%     30.95% |           4      9.52%     40.48% |           2      4.76%     45.24% |           2      4.76%     50.00% |           3      7.14%     57.14% |           2      4.76%     61.90% |           3      7.14%     69.05% |           2      4.76%     73.81% |           2      4.76%     78.57% |           2      4.76%     83.33% |           2      4.76%     88.10% |           5     11.90%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           42                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      5.56%      5.56% |           3      5.56%     11.11% |           3      5.56%     16.67% |           5      9.26%     25.93% |           2      3.70%     29.63% |           2      3.70%     33.33% |           4      7.41%     40.74% |           4      7.41%     48.15% |           3      5.56%     53.70% |           4      7.41%     61.11% |           3      5.56%     66.67% |           4      7.41%     74.07% |           3      5.56%     79.63% |           3      5.56%     85.19% |           2      3.70%     88.89% |           6     11.11%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           54                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3588     86.42%     86.42% |          41      0.99%     87.40% |          41      0.99%     88.39% |          35      0.84%     89.23% |          37      0.89%     90.13% |          41      0.99%     91.11% |          38      0.92%     92.03% |          36      0.87%     92.89% |          38      0.92%     93.81% |          38      0.92%     94.73% |          36      0.87%     95.59% |          42      1.01%     96.60% |          37      0.89%     97.50% |          34      0.82%     98.31% |          39      0.94%     99.25% |          31      0.75%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4152                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5983     81.17%     81.17% |          92      1.25%     82.42% |          96      1.30%     83.72% |          92      1.25%     84.97% |          95      1.29%     86.26% |          96      1.30%     87.56% |          93      1.26%     88.82% |          95      1.29%     90.11% |          94      1.28%     91.39% |          93      1.26%     92.65% |          94      1.28%     93.92% |          90      1.22%     95.14% |          95      1.29%     96.43% |          90      1.22%     97.65% |          91      1.23%     98.89% |          82      1.11%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7371                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.E.Inv     |           2      1.16%      1.16% |          14      8.14%      9.30% |          12      6.98%     16.28% |          10      5.81%     22.09% |          12      6.98%     29.07% |          12      6.98%     36.05% |          10      5.81%     41.86% |          12      6.98%     48.84% |           9      5.23%     54.07% |          10      5.81%     59.88% |          10      5.81%     65.70% |          22     12.79%     78.49% |          10      5.81%     84.30% |           9      5.23%     89.53% |          10      5.81%     95.35% |           8      4.65%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          172                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.44%     96.44% |           6      0.20%     96.64% |           6      0.20%     96.84% |           6      0.20%     97.04% |           6      0.20%     97.24% |           6      0.20%     97.44% |           8      0.27%     97.71% |           7      0.23%     97.94% |           7      0.23%     98.17% |           7      0.23%     98.40% |           7      0.23%     98.64% |           9      0.30%     98.94% |           8      0.27%     99.20% |           8      0.27%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3008                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.91%     84.91% |           2      1.89%     86.79% |           1      0.94%     87.74% |           1      0.94%     88.68% |           1      0.94%     89.62% |           1      0.94%     90.57% |           1      0.94%     91.51% |           1      0.94%     92.45% |           1      0.94%     93.40% |           1      0.94%     94.34% |           1      0.94%     95.28% |           1      0.94%     96.23% |           1      0.94%     97.17% |           1      0.94%     98.11% |           1      0.94%     99.06% |           1      0.94%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          106                      
system.ruby.L1Cache_Controller.E.Load    |        7675     93.27%     93.27% |          37      0.45%     93.72% |          36      0.44%     94.15% |          36      0.44%     94.59% |          40      0.49%     95.08% |          44      0.53%     95.61% |          38      0.46%     96.07% |          33      0.40%     96.48% |          34      0.41%     96.89% |          38      0.46%     97.35% |          37      0.45%     97.80% |          26      0.32%     98.12% |          36      0.44%     98.55% |          42      0.51%     99.06% |          42      0.51%     99.57% |          35      0.43%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8229                      
system.ruby.L1Cache_Controller.E.Store   |         591     70.02%     70.02% |          17      2.01%     72.04% |          21      2.49%     74.53% |          16      1.90%     76.42% |          18      2.13%     78.55% |          21      2.49%     81.04% |          17      2.01%     83.06% |          16      1.90%     84.95% |          19      2.25%     87.20% |          18      2.13%     89.34% |          18      2.13%     91.47% |          10      1.18%     92.65% |          16      1.90%     94.55% |          15      1.78%     96.33% |          20      2.37%     98.70% |          11      1.30%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          844                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     41.67%     41.67% |           5      8.33%     50.00% |           4      6.67%     56.67% |           1      1.67%     58.33% |           3      5.00%     63.33% |           4      6.67%     70.00% |           2      3.33%     73.33% |           3      5.00%     78.33% |           2      3.33%     81.67% |           1      1.67%     83.33% |           1      1.67%     85.00% |           1      1.67%     86.67% |           4      6.67%     93.33% |           1      1.67%     95.00% |           2      3.33%     98.33% |           1      1.67%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           60                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.82%      1.82% |           2      3.64%      5.45% |           3      5.45%     10.91% |           4      7.27%     18.18% |           2      3.64%     21.82% |           2      3.64%     25.45% |           4      7.27%     32.73% |           3      5.45%     38.18% |           6     10.91%     49.09% |           6     10.91%     60.00% |           5      9.09%     69.09% |           4      7.27%     76.36% |           2      3.64%     80.00% |           4      7.27%     87.27% |           6     10.91%     98.18% |           1      1.82%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           55                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           4      7.55%      7.55% |           4      7.55%     15.09% |           4      7.55%     22.64% |           4      7.55%     30.19% |           4      7.55%     37.74% |           4      7.55%     45.28% |           4      7.55%     52.83% |           4      7.55%     60.38% |           4      7.55%     67.92% |           4      7.55%     75.47% |           4      7.55%     83.02% |           5      9.43%     92.45% |           3      5.66%     98.11% |           0      0.00%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           53                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     15.50%     15.50% |           9      6.98%     22.48% |           9      6.98%     29.46% |          10      7.75%     37.21% |           9      6.98%     44.19% |          10      7.75%     51.94% |           9      6.98%     58.91% |           8      6.20%     65.12% |           7      5.43%     70.54% |           7      5.43%     75.97% |           7      5.43%     81.40% |           4      3.10%     84.50% |           6      4.65%     89.15% |           5      3.88%     93.02% |           5      3.88%     96.90% |           4      3.10%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          129                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           12                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.74%      0.74% |          29      7.16%      7.90% |          32      7.90%     15.80% |          25      6.17%     21.98% |          25      6.17%     28.15% |          29      7.16%     35.31% |          26      6.42%     41.73% |          26      6.42%     48.15% |          28      6.91%     55.06% |          25      6.17%     61.23% |          25      6.17%     67.41% |          32      7.90%     75.31% |          27      6.67%     81.98% |          24      5.93%     87.90% |          27      6.67%     94.57% |          22      5.43%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          405                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.63%      0.63% |          21      6.67%      7.30% |          25      7.94%     15.24% |          21      6.67%     21.90% |          22      6.98%     28.89% |          24      7.62%     36.51% |          21      6.67%     43.17% |          21      6.67%     49.84% |          22      6.98%     56.83% |          21      6.67%     63.49% |          22      6.98%     70.48% |          18      5.71%     76.19% |          20      6.35%     82.54% |          20      6.35%     88.89% |          23      7.30%     96.19% |          12      3.81%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          315                      
system.ruby.L1Cache_Controller.IL.Ack    |           4     57.14%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            7                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            5                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     87.10%     87.10% |           0      0.00%     87.10% |           0      0.00%     87.10% |           1      1.61%     88.71% |           0      0.00%     88.71% |           0      0.00%     88.71% |           1      1.61%     90.32% |           1      1.61%     91.94% |           0      0.00%     91.94% |           1      1.61%     93.55% |           0      0.00%     93.55% |           1      1.61%     95.16% |           1      1.61%     96.77% |           1      1.61%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           62                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1600     73.19%     73.19% |          40      1.83%     75.02% |          43      1.97%     76.99% |          39      1.78%     78.77% |          41      1.88%     80.65% |          42      1.92%     82.57% |          39      1.78%     84.35% |          40      1.83%     86.18% |          40      1.83%     88.01% |          39      1.78%     89.80% |          41      1.88%     91.67% |          37      1.69%     93.37% |          37      1.69%     95.06% |          37      1.69%     96.75% |          40      1.83%     98.58% |          31      1.42%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2186                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      5.56%      5.56% |           3      5.56%     11.11% |           3      5.56%     16.67% |           5      9.26%     25.93% |           2      3.70%     29.63% |           2      3.70%     33.33% |           4      7.41%     40.74% |           4      7.41%     48.15% |           3      5.56%     53.70% |           4      7.41%     61.11% |           3      5.56%     66.67% |           4      7.41%     74.07% |           3      5.56%     79.63% |           3      5.56%     85.19% |           2      3.70%     88.89% |           6     11.11%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           54                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3588     86.42%     86.42% |          41      0.99%     87.40% |          41      0.99%     88.39% |          35      0.84%     89.23% |          37      0.89%     90.13% |          41      0.99%     91.11% |          38      0.92%     92.03% |          36      0.87%     92.89% |          38      0.92%     93.81% |          38      0.92%     94.73% |          36      0.87%     95.59% |          42      1.01%     96.60% |          37      0.89%     97.50% |          34      0.82%     98.31% |          39      0.94%     99.25% |          31      0.75%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4152                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4329     84.57%     84.57% |          52      1.02%     85.58% |          53      1.04%     86.62% |          52      1.02%     87.63% |          53      1.04%     88.67% |          54      1.05%     89.72% |          53      1.04%     90.76% |          54      1.05%     91.81% |          54      1.05%     92.87% |          53      1.04%     93.91% |          53      1.04%     94.94% |          52      1.02%     95.96% |          56      1.09%     97.05% |          52      1.02%     98.07% |          49      0.96%     99.02% |          50      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5119                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            4                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            4                      
system.ruby.L1Cache_Controller.Ifetch    |      120863     86.87%     86.87% |        1171      0.84%     87.71% |        1338      0.96%     88.67% |        1133      0.81%     89.48% |        1201      0.86%     90.35% |        1403      1.01%     91.35% |        1144      0.82%     92.18% |        1144      0.82%     93.00% |        1235      0.89%     93.89% |        1197      0.86%     94.75% |        1195      0.86%     95.61% |         945      0.68%     96.28% |        1222      0.88%     97.16% |        1105      0.79%     97.96% |        1249      0.90%     98.86% |        1593      1.14%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       139138                      
system.ruby.L1Cache_Controller.Inv       |        1390     54.17%     54.17% |          87      3.39%     57.56% |          92      3.59%     61.15% |          81      3.16%     64.30% |          84      3.27%     67.58% |          91      3.55%     71.12% |          79      3.08%     74.20% |          83      3.23%     77.44% |          82      3.20%     80.63% |          75      2.92%     83.55% |          81      3.16%     86.71% |          81      3.16%     89.87% |          77      3.00%     92.87% |          70      2.73%     95.60% |          69      2.69%     98.29% |          44      1.71%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2566                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           7     33.33%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           21                      
system.ruby.L1Cache_Controller.L.Load    |         315     87.74%     87.74% |           2      0.56%     88.30% |           2      0.56%     88.86% |           2      0.56%     89.42% |           2      0.56%     89.97% |           2      0.56%     90.53% |           2      0.56%     91.09% |           2      0.56%     91.64% |           2      0.56%     92.20% |           2      0.56%     92.76% |           2      0.56%     93.31% |           2      0.56%     93.87% |           2      0.56%     94.43% |           2      0.56%     94.99% |           2      0.56%     95.54% |          16      4.46%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          359                      
system.ruby.L1Cache_Controller.L.Store   |         417     84.07%     84.07% |           4      0.81%     84.88% |           5      1.01%     85.89% |           4      0.81%     86.69% |           4      0.81%     87.50% |           5      1.01%     88.51% |           5      1.01%     89.52% |           4      0.81%     90.32% |           4      0.81%     91.13% |           4      0.81%     91.94% |           4      0.81%     92.74% |           4      0.81%     93.55% |           5      1.01%     94.56% |           4      0.81%     95.36% |           4      0.81%     96.17% |          19      3.83%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          496                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9536     92.63%     92.63% |          50      0.49%     93.11% |          48      0.47%     93.58% |          49      0.48%     94.06% |          52      0.51%     94.56% |          51      0.50%     95.06% |          52      0.51%     95.56% |          51      0.50%     96.06% |          50      0.49%     96.54% |          53      0.51%     97.06% |          51      0.50%     97.55% |          50      0.49%     98.04% |          51      0.50%     98.53% |          48      0.47%     99.00% |          50      0.49%     99.49% |          53      0.51%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10295                      
system.ruby.L1Cache_Controller.LL        |         255     74.13%     74.13% |           4      1.16%     75.29% |           5      1.45%     76.74% |           5      1.45%     78.20% |           5      1.45%     79.65% |           5      1.45%     81.10% |           5      1.45%     82.56% |           5      1.45%     84.01% |           5      1.45%     85.47% |           5      1.45%     86.92% |           5      1.45%     88.37% |           5      1.45%     89.83% |           6      1.74%     91.57% |           5      1.45%     93.02% |           5      1.45%     94.48% |          19      5.52%    100.00%
system.ruby.L1Cache_Controller.LL::total          344                      
system.ruby.L1Cache_Controller.Load      |       20040     86.67%     86.67% |         204      0.88%     87.56% |         234      1.01%     88.57% |         195      0.84%     89.41% |         208      0.90%     90.31% |         247      1.07%     91.38% |         198      0.86%     92.24% |         196      0.85%     93.08% |         216      0.93%     94.02% |         208      0.90%     94.92% |         207      0.90%     95.81% |         159      0.69%     96.50% |         207      0.90%     97.40% |         191      0.83%     98.22% |         219      0.95%     99.17% |         192      0.83%    100.00%
system.ruby.L1Cache_Controller.Load::total        23121                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          24     50.00%     50.00% |           3      6.25%     56.25% |           2      4.17%     60.42% |           1      2.08%     62.50% |           2      4.17%     66.67% |           2      4.17%     70.83% |           1      2.08%     72.92% |           2      4.17%     77.08% |           1      2.08%     79.17% |           1      2.08%     81.25% |           1      2.08%     83.33% |           1      2.08%     85.42% |           3      6.25%     91.67% |           1      2.08%     93.75% |           2      4.17%     97.92% |           1      2.08%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           48                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      2.27%      2.27% |           2      4.55%      6.82% |           3      6.82%     13.64% |           3      6.82%     20.45% |           2      4.55%     25.00% |           2      4.55%     29.55% |           3      6.82%     36.36% |           3      6.82%     43.18% |           4      9.09%     52.27% |           4      9.09%     61.36% |           4      9.09%     70.45% |           3      6.82%     77.27% |           2      4.55%     81.82% |           3      6.82%     88.64% |           4      9.09%     97.73% |           1      2.27%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           44                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.62%      0.62% |          45      6.94%      7.56% |          52      8.02%     15.59% |          44      6.79%     22.38% |          45      6.94%     29.32% |          51      7.87%     37.19% |          42      6.48%     43.67% |          43      6.64%     50.31% |          46      7.10%     57.41% |          40      6.17%     63.58% |          47      7.25%     70.83% |          35      5.40%     76.23% |          41      6.33%     82.56% |          41      6.33%     88.89% |          44      6.79%     95.68% |          28      4.32%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          648                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2302     93.69%     93.69% |          10      0.41%     94.10% |           9      0.37%     94.46% |           9      0.37%     94.83% |          13      0.53%     95.36% |          11      0.45%     95.81% |          10      0.41%     96.21% |          10      0.41%     96.62% |          10      0.41%     97.03% |          12      0.49%     97.52% |          10      0.41%     97.92% |          11      0.45%     98.37% |           8      0.33%     98.70% |           9      0.37%     99.06% |          11      0.45%     99.51% |          12      0.49%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2457                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.95%     81.95% |           1      0.75%     82.71% |           1      0.75%     83.46% |           1      0.75%     84.21% |           1      0.75%     84.96% |           1      0.75%     85.71% |           1      0.75%     86.47% |           1      0.75%     87.22% |           1      0.75%     87.97% |           1      0.75%     88.72% |           1      0.75%     89.47% |           1      0.75%     90.23% |           2      1.50%     91.73% |           1      0.75%     92.48% |           1      0.75%     93.23% |           9      6.77%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          133                      
system.ruby.L1Cache_Controller.M.Load    |        8415     83.49%     83.49% |         111      1.10%     84.59% |         136      1.35%     85.94% |         103      1.02%     86.96% |         114      1.13%     88.09% |         145      1.44%     89.53% |         105      1.04%     90.57% |         106      1.05%     91.63% |         122      1.21%     92.84% |         110      1.09%     93.93% |         113      1.12%     95.05% |          71      0.70%     95.75% |         114      1.13%     96.88% |          99      0.98%     97.87% |         122      1.21%     99.08% |          93      0.92%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10079                      
system.ruby.L1Cache_Controller.M.Store   |       13655     90.05%     90.05% |         100      0.66%     90.71% |         105      0.69%     91.40% |         100      0.66%     92.06% |         100      0.66%     92.72% |         111      0.73%     93.45% |          97      0.64%     94.09% |          99      0.65%     94.74% |         103      0.68%     95.42% |         101      0.67%     96.09% |         100      0.66%     96.75% |          92      0.61%     97.36% |         104      0.69%     98.04% |          99      0.65%     98.69% |         103      0.68%     99.37% |          95      0.63%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15164                      
system.ruby.L1Cache_Controller.M_I.Load  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            4                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5203     95.21%     95.21% |          16      0.29%     95.50% |          15      0.27%     95.77% |          15      0.27%     96.05% |          19      0.35%     96.40% |          17      0.31%     96.71% |          18      0.33%     97.04% |          17      0.31%     97.35% |          17      0.31%     97.66% |          19      0.35%     98.01% |          17      0.31%     98.32% |          20      0.37%     98.68% |          16      0.29%     98.98% |          17      0.31%     99.29% |          18      0.33%     99.62% |          21      0.38%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5465                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4318     86.67%     86.67% |          44      0.88%     87.56% |          44      0.88%     88.44% |          44      0.88%     89.32% |          44      0.88%     90.20% |          44      0.88%     91.09% |          44      0.88%     91.97% |          44      0.88%     92.85% |          44      0.88%     93.74% |          44      0.88%     94.62% |          44      0.88%     95.50% |          44      0.88%     96.39% |          46      0.92%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |        1360     91.40%     91.40% |          10      0.67%     92.07% |           9      0.60%     92.67% |           9      0.60%     93.28% |           9      0.60%     93.88% |           9      0.60%     94.49% |           9      0.60%     95.09% |          10      0.67%     95.77% |          10      0.67%     96.44% |          10      0.67%     97.11% |          10      0.67%     97.78% |           9      0.60%     98.39% |          10      0.67%     99.06% |           7      0.47%     99.53% |           6      0.40%     99.93% |           1      0.07%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1488                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     92.42%     92.42% |          19      0.49%     92.91% |          18      0.46%     93.37% |          19      0.49%     93.86% |          21      0.54%     94.40% |          20      0.51%     94.92% |          21      0.54%     95.45% |          20      0.51%     95.97% |          19      0.49%     96.46% |          22      0.56%     97.02% |          20      0.51%     97.53% |          19      0.49%     98.02% |          19      0.49%     98.51% |          18      0.46%     98.97% |          20      0.51%     99.49% |          20      0.51%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3894                      
system.ruby.L1Cache_Controller.NP.Store  |        1598     85.09%     85.09% |          19      1.01%     86.10% |          18      0.96%     87.06% |          18      0.96%     88.02% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.07% |          19      1.01%     93.08% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1878                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116545     86.91%     86.91% |        1123      0.84%     87.74% |        1290      0.96%     88.71% |        1085      0.81%     89.52% |        1153      0.86%     90.38% |        1355      1.01%     91.39% |        1096      0.82%     92.20% |        1096      0.82%     93.02% |        1187      0.89%     93.91% |        1149      0.86%     94.76% |        1147      0.86%     95.62% |         897      0.67%     96.29% |        1171      0.87%     97.16% |        1058      0.79%     97.95% |        1205      0.90%     98.85% |        1546      1.15%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       134103                      
system.ruby.L1Cache_Controller.S.Inv     |          23      9.13%      9.13% |          18      7.14%     16.27% |          19      7.54%     23.81% |          18      7.14%     30.95% |          17      6.75%     37.70% |          19      7.54%     45.24% |          18      7.14%     52.38% |          18      7.14%     59.52% |          16      6.35%     65.87% |          15      5.95%     71.83% |          14      5.56%     77.38% |          15      5.95%     83.33% |          15      5.95%     89.29% |          13      5.16%     94.44% |           8      3.17%     97.62% |           6      2.38%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          252                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4313     91.75%     91.75% |          25      0.53%     92.28% |          24      0.51%     92.79% |          24      0.51%     93.30% |          24      0.51%     93.81% |          24      0.51%     94.32% |          25      0.53%     94.85% |          26      0.55%     95.41% |          26      0.55%     95.96% |          27      0.57%     96.53% |          27      0.57%     97.11% |          26      0.55%     97.66% |          29      0.62%     98.28% |          26      0.55%     98.83% |          27      0.57%     99.40% |          28      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4701                      
system.ruby.L1Cache_Controller.S.LL      |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           2     10.53%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           1      5.26%     89.47% |           2     10.53%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           19                      
system.ruby.L1Cache_Controller.S.Load    |          29     19.21%     19.21% |           6      3.97%     23.18% |          10      6.62%     29.80% |          10      6.62%     36.42% |           6      3.97%     40.40% |           7      4.64%     45.03% |           6      3.97%     49.01% |           9      5.96%     54.97% |          11      7.28%     62.25% |          11      7.28%     69.54% |          10      6.62%     76.16% |           9      5.96%     82.12% |           9      5.96%     88.08% |           6      3.97%     92.05% |           6      3.97%     96.03% |           6      3.97%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          151                      
system.ruby.L1Cache_Controller.S.Store   |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           19                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.00%      4.00% |           3     12.00%     16.00% |           2      8.00%     24.00% |           1      4.00%     28.00% |           2      8.00%     36.00% |           2      8.00%     44.00% |           1      4.00%     48.00% |           1      4.00%     52.00% |           2      8.00%     60.00% |           1      4.00%     64.00% |           3     12.00%     76.00% |           1      4.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           1      4.00%     92.00% |           2      8.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           25                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           1      4.55%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           1      4.55%     90.91% |           2      9.09%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           22                      
system.ruby.L1Cache_Controller.SL.Inv    |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |           2     10.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           2     10.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2     10.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           2     10.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       16265     86.90%     86.90% |         162      0.87%     87.77% |         175      0.94%     88.70% |         160      0.85%     89.56% |         164      0.88%     90.44% |         181      0.97%     91.40% |         160      0.85%     92.26% |         160      0.85%     93.11% |         168      0.90%     94.01% |         164      0.88%     94.89% |         164      0.88%     95.76% |         144      0.77%     96.53% |         164      0.88%     97.41% |         157      0.84%     98.25% |         169      0.90%     99.15% |         159      0.85%    100.00%
system.ruby.L1Cache_Controller.Store::total        18716                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5203     95.21%     95.21% |          16      0.29%     95.50% |          15      0.27%     95.77% |          15      0.27%     96.05% |          19      0.35%     96.40% |          17      0.31%     96.71% |          18      0.33%     97.04% |          17      0.31%     97.35% |          17      0.31%     97.66% |          19      0.35%     98.01% |          17      0.31%     98.32% |          20      0.37%     98.68% |          16      0.29%     98.98% |          17      0.31%     99.29% |          18      0.33%     99.62% |          21      0.38%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5465                      
system.ruby.L2Cache_Controller.Ack       |          14      7.07%      7.07% |          18      9.09%     16.16% |          23     11.62%     27.78% |           1      0.51%     28.28% |           0      0.00%     28.28% |          11      5.56%     33.84% |           0      0.00%     33.84% |           6      3.03%     36.87% |           1      0.51%     37.37% |           0      0.00%     37.37% |          28     14.14%     51.52% |          29     14.65%     66.16% |          14      7.07%     73.23% |          38     19.19%     92.42% |          14      7.07%     99.49% |           1      0.51%    100.00%
system.ruby.L2Cache_Controller.Ack::total          198                      
system.ruby.L2Cache_Controller.Ack_all   |         143      8.60%      8.60% |         170     10.23%     18.83% |          88      5.29%     24.13% |          82      4.93%     29.06% |          61      3.67%     32.73% |          76      4.57%     37.30% |          73      4.39%     41.70% |          70      4.21%     45.91% |          65      3.91%     49.82% |          66      3.97%     53.79% |         108      6.50%     60.29% |         106      6.38%     66.67% |         145      8.72%     75.39% |          85      5.11%     80.51% |         144      8.66%     89.17% |         180     10.83%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1662                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         376      5.84%      5.84% |         565      8.77%     14.61% |         340      5.28%     19.89% |         400      6.21%     26.10% |         558      8.66%     34.77% |         333      5.17%     39.94% |         246      3.82%     43.76% |         284      4.41%     48.17% |         235      3.65%     51.82% |         210      3.26%     55.08% |         342      5.31%     60.39% |         573      8.90%     69.29% |         940     14.60%     83.88% |         410      6.37%     90.25% |         353      5.48%     95.73% |         275      4.27%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6440                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            4                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          86      6.97%      6.97% |          87      7.05%     14.02% |          78      6.32%     20.34% |          38      3.08%     23.42% |          35      2.84%     26.26% |          31      2.51%     28.77% |          32      2.59%     31.36% |          37      3.00%     34.36% |          35      2.84%     37.20% |          32      2.59%     39.79% |          79      6.40%     46.19% |         299     24.23%     70.42% |         120      9.72%     80.15% |          68      5.51%     85.66% |          96      7.78%     93.44% |          81      6.56%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1234                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           2      7.41%      7.41% |           1      3.70%     11.11% |           6     22.22%     33.33% |           2      7.41%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |           4     14.81%     55.56% |           2      7.41%     62.96% |           1      3.70%     66.67% |           0      0.00%     66.67% |           3     11.11%     77.78% |           5     18.52%     96.30% |           0      0.00%     96.30% |           1      3.70%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           27                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            4                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         149      9.37%      9.37% |         165     10.38%     19.75% |          93      5.85%     25.60% |          90      5.66%     31.26% |          67      4.21%     35.47% |          84      5.28%     40.75% |          81      5.09%     45.85% |          76      4.78%     50.63% |          73      4.59%     55.22% |          73      4.59%     59.81% |          90      5.66%     65.47% |          68      4.28%     69.75% |          75      4.72%     74.47% |          80      5.03%     79.50% |         147      9.25%     88.74% |         179     11.26%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1590                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     55.56%     55.56% |           0      0.00%     55.56% |           4     44.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total            9                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         109      9.46%      9.46% |         103      8.94%     18.40% |          49      4.25%     22.66% |          39      3.39%     26.04% |          36      3.12%     29.17% |          30      2.60%     31.77% |          27      2.34%     34.11% |          35      3.04%     37.15% |          34      2.95%     40.10% |          30      2.60%     42.71% |          75      6.51%     49.22% |          74      6.42%     55.64% |         345     29.95%     85.59% |          53      4.60%     90.19% |          69      5.99%     96.18% |          44      3.82%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1152                      
system.ruby.L2Cache_Controller.I_I.Ack   |          13      6.99%      6.99% |          18      9.68%     16.67% |          23     12.37%     29.03% |           0      0.00%     29.03% |           0      0.00%     29.03% |          10      5.38%     34.41% |           0      0.00%     34.41% |           4      2.15%     36.56% |           0      0.00%     36.56% |           0      0.00%     36.56% |          26     13.98%     50.54% |          29     15.59%     66.13% |          14      7.53%     73.66% |          35     18.82%     92.47% |          14      7.53%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          186                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         140      9.45%      9.45% |         157     10.60%     20.05% |          87      5.87%     25.93% |          81      5.47%     31.40% |          61      4.12%     35.52% |          75      5.06%     40.58% |          73      4.93%     45.51% |          69      4.66%     50.17% |          64      4.32%     54.49% |          65      4.39%     58.88% |          84      5.67%     64.55% |          65      4.39%     68.94% |          73      4.93%     73.87% |          74      5.00%     78.87% |         140      9.45%     88.32% |         173     11.68%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1481                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.L1_GETS   |         255      5.70%      5.70% |         417      9.33%     15.03% |         213      4.76%     19.79% |         312      6.98%     26.77% |         479     10.71%     37.49% |         234      5.23%     42.72% |         155      3.47%     46.19% |         171      3.82%     50.01% |         140      3.13%     53.14% |         149      3.33%     56.48% |         260      5.82%     62.29% |         281      6.28%     68.58% |         771     17.24%     85.82% |         270      6.04%     91.86% |         144      3.22%     95.08% |         220      4.92%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4471                      
system.ruby.L2Cache_Controller.L1_GETX   |         148      6.09%      6.09% |         164      6.75%     12.84% |         127      5.23%     18.07% |          89      3.66%     21.74% |          79      3.25%     24.99% |         100      4.12%     29.11% |          91      3.75%     32.85% |         115      4.73%     37.59% |          96      3.95%     41.54% |          61      2.51%     44.05% |         100      4.12%     48.17% |         423     17.41%     65.58% |         270     11.12%     76.70% |         143      5.89%     82.59% |         218      8.97%     91.56% |         205      8.44%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2429                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         320      6.35%      6.35% |         334      6.63%     12.98% |         294      5.84%     18.82% |         265      5.26%     24.08% |         184      3.65%     27.73% |         380      7.54%     35.28% |         587     11.65%     46.93% |         291      5.78%     52.71% |         296      5.88%     58.59% |         275      5.46%     64.05% |         421      8.36%     72.40% |         205      4.07%     76.47% |         169      3.36%     79.83% |         382      7.58%     87.41% |         300      5.96%     93.37% |         334      6.63%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5037                      
system.ruby.L2Cache_Controller.L1_PUTX   |         331      6.06%      6.06% |         533      9.75%     15.81% |         280      5.12%     20.93% |         396      7.25%     28.18% |         546      9.99%     38.17% |         326      5.97%     44.14% |         239      4.37%     48.51% |         271      4.96%     53.47% |         232      4.25%     57.71% |         206      3.77%     61.48% |         302      5.53%     67.01% |         283      5.18%     72.19% |         582     10.65%     82.84% |         371      6.79%     89.62% |         334      6.11%     95.74% |         233      4.26%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5465                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           4     10.26%     10.26% |           0      0.00%     10.26% |          15     38.46%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           1      2.56%     51.28% |           0      0.00%     51.28% |           0      0.00%     51.28% |           0      0.00%     51.28% |          19     48.72%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           39                      
system.ruby.L2Cache_Controller.L2_Replacement |          98     10.43%     10.43% |          84      8.94%     19.36% |          69      7.34%     26.70% |          43      4.57%     31.28% |          32      3.40%     34.68% |          31      3.30%     37.98% |          31      3.30%     41.28% |          34      3.62%     44.89% |          34      3.62%     48.51% |          32      3.40%     51.91% |          72      7.66%     59.57% |          54      5.74%     65.32% |          73      7.77%     73.09% |          67      7.13%     80.21% |         104     11.06%     91.28% |          82      8.72%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          940                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         230      7.86%      7.86% |         255      8.71%     16.58% |         135      4.61%     21.19% |         108      3.69%     24.88% |          90      3.08%     27.96% |          98      3.35%     31.31% |          93      3.18%     34.48% |          98      3.35%     37.83% |          92      3.14%     40.98% |          87      2.97%     43.95% |         162      5.54%     49.49% |         396     13.53%     63.02% |         566     19.34%     82.37% |         118      4.03%     86.40% |         192      6.56%     92.96% |         206      7.04%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         2926                      
system.ruby.L2Cache_Controller.M.L1_GETS |         119      3.97%      3.97% |         298      9.93%     13.90% |         149      4.97%     18.87% |         272      9.07%     27.93% |         443     14.77%     42.70% |         203      6.77%     49.47% |         128      4.27%     53.73% |         134      4.47%     58.20% |         105      3.50%     61.70% |         119      3.97%     65.67% |         167      5.57%     71.23% |         172      5.73%     76.97% |         334     11.13%     88.10% |         214      7.13%     95.23% |          66      2.20%     97.43% |          77      2.57%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3000                      
system.ruby.L2Cache_Controller.M.L1_GETX |          44      4.54%      4.54% |          74      7.64%     12.18% |          49      5.06%     17.23% |          49      5.06%     22.29% |          38      3.92%     26.21% |          66      6.81%     33.02% |          55      5.68%     38.70% |          72      7.43%     46.13% |          60      6.19%     52.32% |          29      2.99%     55.31% |          21      2.17%     57.48% |          31      3.20%     60.68% |         142     14.65%     75.34% |          75      7.74%     83.08% |         122     12.59%     95.67% |          42      4.33%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          969                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          95     11.15%     11.15% |          73      8.57%     19.72% |          55      6.46%     26.17% |          41      4.81%     30.99% |          32      3.76%     34.74% |          30      3.52%     38.26% |          30      3.52%     41.78% |          33      3.87%     45.66% |          33      3.87%     49.53% |          31      3.64%     53.17% |          70      8.22%     61.38% |          53      6.22%     67.61% |          56      6.57%     74.18% |          49      5.75%     79.93% |          95     11.15%     91.08% |          76      8.92%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          852                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          68     12.12%     12.12% |          84     14.97%     27.09% |          24      4.28%     31.37% |          27      4.81%     36.19% |          28      4.99%     41.18% |          23      4.10%     45.28% |          20      3.57%     48.84% |          27      4.81%     53.65% |          28      4.99%     58.65% |          22      3.92%     62.57% |          34      6.06%     68.63% |          22      3.92%     72.55% |          45      8.02%     80.57% |          29      5.17%     85.74% |          48      8.56%     94.30% |          32      5.70%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          561                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.65%      0.65% |           2      1.30%      1.95% |           1      0.65%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |          23     14.94%     17.53% |          41     26.62%     44.16% |          72     46.75%     90.91% |           9      5.84%     96.75% |           4      2.60%     99.35% |           1      0.65%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          154                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          21      3.59%      3.59% |          12      2.05%      5.64% |          23      3.93%      9.57% |           0      0.00%      9.57% |           1      0.17%      9.74% |           0      0.00%      9.74% |           0      0.00%      9.74% |           2      0.34%     10.09% |           0      0.00%     10.09% |           0      0.00%     10.09% |          15      2.56%     12.65% |         244     41.71%     54.36% |         261     44.62%     98.97% |           6      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          585                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           5      9.26%      9.26% |           0      0.00%      9.26% |          15     27.78%     37.04% |           1      1.85%     38.89% |           0      0.00%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           1      1.85%     44.44% |           0      0.00%     44.44% |           1      1.85%     46.30% |           1      1.85%     48.15% |           0      0.00%     48.15% |           2      3.70%     51.85% |           2      3.70%     55.56% |          24     44.44%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           54                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     29.79%     29.79% |           3      6.38%     36.17% |           0      0.00%     36.17% |           2      4.26%     40.43% |           6     12.77%     53.19% |           3      6.38%     59.57% |           4      8.51%     68.09% |           6     12.77%     80.85% |           1      2.13%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           8     17.02%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           47                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         331      6.06%      6.06% |         533      9.75%     15.81% |         280      5.12%     20.93% |         396      7.25%     28.18% |         546      9.99%     38.17% |         326      5.97%     44.14% |         239      4.37%     48.51% |         271      4.96%     53.47% |         232      4.25%     57.71% |         206      3.77%     61.48% |         302      5.53%     67.01% |         283      5.18%     72.19% |         582     10.65%     82.84% |         371      6.79%     89.62% |         334      6.11%     95.74% |         233      4.26%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5465                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.53%      2.53% |          11     13.92%     16.46% |          14     17.72%     34.18% |           1      1.27%     35.44% |           0      0.00%     35.44% |           0      0.00%     35.44% |           1      1.27%     36.71% |           0      0.00%     36.71% |           0      0.00%     36.71% |           1      1.27%     37.97% |           1      1.27%     39.24% |           1      1.27%     40.51% |          17     21.52%     62.03% |          16     20.25%     82.28% |           9     11.39%     93.67% |           5      6.33%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           79                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          22      2.96%      2.96% |          14      1.89%      4.85% |          24      3.23%      8.09% |           0      0.00%      8.09% |           1      0.13%      8.22% |           0      0.00%      8.22% |           0      0.00%      8.22% |           2      0.27%      8.49% |           0      0.00%      8.49% |           0      0.00%      8.49% |          38      5.12%     13.61% |         286     38.54%     52.16% |         335     45.15%     97.30% |          15      2.02%     99.33% |           4      0.54%     99.87% |           1      0.13%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          742                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1      5.56%      5.56% |          11     61.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      5.56%     72.22% |           0      0.00%     72.22% |           0      0.00%     72.22% |           0      0.00%     72.22% |           0      0.00%     72.22% |           0      0.00%     72.22% |           5     27.78%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           18                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.64%      1.64% |           0      0.00%      1.64% |          14     22.95%     24.59% |           1      1.64%     26.23% |           0      0.00%     26.23% |           0      0.00%     26.23% |           1      1.64%     27.87% |           0      0.00%     27.87% |           0      0.00%     27.87% |           0      0.00%     27.87% |           1      1.64%     29.51% |           1      1.64%     31.15% |          17     27.87%     59.02% |          16     26.23%     85.25% |           9     14.75%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      4.35%      4.35% |           0      0.00%      4.35% |           3     13.04%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           1      4.35%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           0      0.00%     30.43% |           0      0.00%     30.43% |           0      0.00%     30.43% |          16     69.57%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           23                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          29    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           29                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           21                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      4.00%      4.00% |           0      0.00%      4.00% |           3     12.00%     16.00% |           1      4.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1      4.00%     24.00% |           0      0.00%     24.00% |           0      0.00%     24.00% |           1      4.00%     28.00% |           1      4.00%     32.00% |           0      0.00%     32.00% |           0      0.00%     32.00% |           1      4.00%     36.00% |          16     64.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           25                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           4     16.00%     16.00% |           0      0.00%     16.00% |          12     48.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           1      4.00%     68.00% |           0      0.00%     68.00% |           8     32.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           25                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            4                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         372      5.82%      5.82% |         565      8.83%     14.65% |         325      5.08%     19.73% |         400      6.25%     25.98% |         558      8.72%     34.70% |         333      5.21%     39.91% |         246      3.85%     43.75% |         284      4.44%     48.19% |         235      3.67%     51.87% |         210      3.28%     55.15% |         342      5.35%     60.50% |         572      8.94%     69.44% |         940     14.69%     84.13% |         410      6.41%     90.54% |         353      5.52%     96.06% |         252      3.94%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6397                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           3     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |          24     88.89%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           27                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.80%      0.80% |          23     18.40%     19.20% |         101     80.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          125                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           4     13.79%     13.79% |           0      0.00%     13.79% |          12     41.38%     55.17% |           0      0.00%     55.17% |           0      0.00%     55.17% |           1      3.45%     58.62% |           0      0.00%     58.62% |           0      0.00%     58.62% |           1      3.45%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |           2      6.90%     68.97% |           1      3.45%     72.41% |           8     27.59%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           29                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11     11.46%     11.46% |          85     88.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           96                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          89     92.71%     92.71% |           7      7.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           96                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         328      8.83%      8.83% |         339      9.13%     17.95% |         204      5.49%     23.45% |         151      4.06%     27.51% |         122      3.28%     30.79% |         129      3.47%     34.27% |         124      3.34%     37.60% |         132      3.55%     41.16% |         126      3.39%     44.55% |         119      3.20%     47.75% |         228      6.14%     53.89% |         421     11.33%     65.22% |         523     14.08%     79.30% |         185      4.98%     84.28% |         296      7.97%     92.25% |         288      7.75%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3715                      
system.ruby.L2Cache_Controller.Mem_Ack   |         328      8.83%      8.83% |         339      9.13%     17.95% |         204      5.49%     23.45% |         151      4.06%     27.51% |         122      3.28%     30.79% |         129      3.47%     34.27% |         124      3.34%     37.60% |         132      3.55%     41.16% |         126      3.39%     44.55% |         119      3.20%     47.75% |         228      6.14%     53.89% |         421     11.33%     65.22% |         523     14.08%     79.30% |         185      4.98%     84.28% |         296      7.97%     92.25% |         288      7.75%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3715                      
system.ruby.L2Cache_Controller.Mem_Data  |         344      8.65%      8.65% |         355      8.93%     17.58% |         220      5.53%     23.11% |         167      4.20%     27.31% |         138      3.47%     30.78% |         145      3.65%     34.43% |         140      3.52%     37.95% |         148      3.72%     41.68% |         142      3.57%     45.25% |         135      3.40%     48.64% |         244      6.14%     54.78% |         441     11.09%     65.87% |         540     13.58%     79.45% |         201      5.06%     84.51% |         312      7.85%     92.35% |         304      7.65%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         3976                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         110      9.50%      9.50% |         104      8.98%     18.48% |          49      4.23%     22.71% |          39      3.37%     26.08% |          36      3.11%     29.19% |          30      2.59%     31.78% |          27      2.33%     34.11% |          35      3.02%     37.13% |          34      2.94%     40.07% |          30      2.59%     42.66% |          76      6.56%     49.22% |          75      6.48%     55.70% |         347     29.97%     85.66% |          53      4.58%     90.24% |          69      5.96%     96.20% |          44      3.80%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1158                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          86      6.96%      6.96% |          87      7.04%     14.00% |          78      6.31%     20.31% |          38      3.07%     23.38% |          35      2.83%     26.21% |          31      2.51%     28.72% |          32      2.59%     31.31% |          37      2.99%     34.30% |          35      2.83%     37.14% |          32      2.59%     39.72% |          79      6.39%     46.12% |         301     24.35%     70.47% |         120      9.71%     80.18% |          68      5.50%     85.68% |          96      7.77%     93.45% |          81      6.55%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1236                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         148      9.33%      9.33% |         164     10.34%     19.67% |          93      5.86%     25.54% |          90      5.67%     31.21% |          67      4.22%     35.44% |          84      5.30%     40.73% |          81      5.11%     45.84% |          76      4.79%     50.63% |          73      4.60%     55.23% |          73      4.60%     59.84% |          89      5.61%     65.45% |          67      4.22%     69.67% |          75      4.73%     74.40% |          80      5.04%     79.45% |         147      9.27%     88.71% |         179     11.29%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1586                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          20     25.64%     25.64% |          13     16.67%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |           1      1.28%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |          15     19.23%     62.82% |          13     16.67%     79.49% |           0      0.00%     79.49% |           1      1.28%     80.77% |           7      8.97%     89.74% |           8     10.26%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           78                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           6     85.71%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         170      4.97%      4.97% |         169      4.94%      9.91% |         195      5.70%     15.60% |         173      5.06%     20.66% |         117      3.42%     24.08% |         296      8.65%     32.73% |         506     14.79%     47.52% |         215      6.28%     53.80% |         219      6.40%     60.20% |         200      5.84%     66.04% |         331      9.67%     75.72% |         138      4.03%     79.75% |          90      2.63%     82.38% |         297      8.68%     91.06% |         152      4.44%     95.50% |         154      4.50%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3422                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3      8.33%      8.33% |           0      0.00%      8.33% |          15     41.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |          17     47.22%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            9                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         140      9.45%      9.45% |         157     10.60%     20.05% |          87      5.87%     25.93% |          81      5.47%     31.40% |          61      4.12%     35.52% |          75      5.06%     40.58% |          73      4.93%     45.51% |          69      4.66%     50.17% |          64      4.32%     54.49% |          65      4.39%     58.88% |          84      5.67%     64.55% |          65      4.39%     68.94% |          73      4.93%     73.87% |          74      5.00%     78.87% |         140      9.45%     88.32% |         173     11.68%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1481                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           4      9.30%      9.30% |           0      0.00%      9.30% |          15     34.88%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           1      2.33%     46.51% |           0      0.00%     46.51% |           0      0.00%     46.51% |           0      0.00%     46.51% |          23     53.49%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           43                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          30    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           23                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           2     16.67%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           2     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           3     25.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           12                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            9                      
system.ruby.L2Cache_Controller.Unblock   |           5      9.26%      9.26% |           0      0.00%      9.26% |          15     27.78%     37.04% |           1      1.85%     38.89% |           0      0.00%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           1      1.85%     44.44% |           0      0.00%     44.44% |           1      1.85%     46.30% |           1      1.85%     48.15% |           0      0.00%     48.15% |           2      3.70%     51.85% |           2      3.70%     55.56% |          24     44.44%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           54                      
system.ruby.L2Cache_Controller.WB_Data   |          27      3.89%      3.89% |          12      1.73%      5.62% |          52      7.49%     13.11% |           1      0.14%     13.26% |           1      0.14%     13.40% |           0      0.00%     13.40% |           1      0.14%     13.54% |           3      0.43%     13.98% |           0      0.00%     13.98% |           0      0.00%     13.98% |          17      2.45%     16.43% |         246     35.45%     51.87% |         278     40.06%     91.93% |          23      3.31%     95.24% |           9      1.30%     96.54% |          24      3.46%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          694                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            6                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        18818                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       18818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        18818                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        23112                      
system.ruby.LD.latency_hist_seqr::mean      27.573814                      
system.ruby.LD.latency_hist_seqr::gmean      2.415366                      
system.ruby.LD.latency_hist_seqr::stdev     78.182178                      
system.ruby.LD.latency_hist_seqr         |       22409     96.96%     96.96% |         649      2.81%     99.77% |          31      0.13%     99.90% |           2      0.01%     99.91% |           7      0.03%     99.94% |          14      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         23112                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4294                      
system.ruby.LD.miss_latency_hist_seqr::mean   144.030741                      
system.ruby.LD.miss_latency_hist_seqr::gmean   115.176874                      
system.ruby.LD.miss_latency_hist_seqr::stdev   127.456148                      
system.ruby.LD.miss_latency_hist_seqr    |        3591     83.63%     83.63% |         649     15.11%     98.74% |          31      0.72%     99.46% |           2      0.05%     99.51% |           7      0.16%     99.67% |          14      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4294                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          260                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          260                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          344                      
system.ruby.Load_Linked.latency_hist_seqr::mean    61.697674                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.440594                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   184.487949                      
system.ruby.Load_Linked.latency_hist_seqr |         324     94.19%     94.19% |           6      1.74%     95.93% |           4      1.16%     97.09% |           6      1.74%     98.84% |           3      0.87%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          344                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           84                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   249.571429                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   157.630933                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   305.599876                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          64     76.19%     76.19% |           6      7.14%     83.33% |           4      4.76%     88.10% |           6      7.14%     95.24% |           3      3.57%     98.81% |           1      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           84                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16174                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16174                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18380                      
system.ruby.ST.latency_hist_seqr::mean      24.710827                      
system.ruby.ST.latency_hist_seqr::gmean      1.839467                      
system.ruby.ST.latency_hist_seqr::stdev     81.827954                      
system.ruby.ST.latency_hist_seqr         |       17624     95.89%     95.89% |         714      3.88%     99.77% |          21      0.11%     99.89% |           6      0.03%     99.92% |           1      0.01%     99.92% |          14      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18380                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2206                      
system.ruby.ST.miss_latency_hist_seqr::mean   198.554397                      
system.ruby.ST.miss_latency_hist_seqr::gmean   160.459946                      
system.ruby.ST.miss_latency_hist_seqr::stdev   146.463169                      
system.ruby.ST.miss_latency_hist_seqr    |        1450     65.73%     65.73% |         714     32.37%     98.10% |          21      0.95%     99.05% |           6      0.27%     99.32% |           1      0.05%     99.37% |          14      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2206                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  53645                       # delay histogram for all message
system.ruby.delayHist::mean                 33.625687                       # delay histogram for all message
system.ruby.delayHist::gmean                29.512274                       # delay histogram for all message
system.ruby.delayHist::stdev                18.893912                       # delay histogram for all message
system.ruby.delayHist                    |       26937     50.21%     50.21% |       22922     42.73%     92.94% |        3291      6.13%     99.08% |         239      0.45%     99.52% |         141      0.26%     99.79% |          76      0.14%     99.93% |          29      0.05%     99.98% |           7      0.01%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    53645                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23585                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.360483                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       29.641187                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       18.852399                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3626     15.37%     15.37% |        8352     35.41%     50.79% |        6755     28.64%     79.43% |        2121      8.99%     88.42% |        2215      9.39%     97.81% |         512      2.17%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23585                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         27393                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        33.422006                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.847760                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       18.870645                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       13367     48.80%     48.80% |       13065     47.69%     96.49% |         523      1.91%     98.40% |         206      0.75%     99.15% |         119      0.43%     99.59% |          74      0.27%     99.86% |          29      0.11%     99.96% |           7      0.03%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           27393                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2667                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        29.219723                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       25.283752                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       18.855088                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        1592     59.69%     59.69% |         981     36.78%     96.48% |          41      1.54%     98.01% |          29      1.09%     99.10% |          22      0.82%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2667                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11538.648984                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003400                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   550.701215                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000898                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.716570                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 12670.635765                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 16962.210947                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002614                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   601.440594                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001019                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.580115                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 18019.671498                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000586                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16956.919225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002537                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   575.056055                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.948303                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 18399.827768                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 10878.059271                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002941                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   750.252782                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000940                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.874065                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000560                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 11852.123529                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       169685                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      169685    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       169685                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31297                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5259                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120863                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116545                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4318                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.094631                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.110306                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.095739                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7374.072909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000872                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13637.758713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001999                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1012.264735                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.008889                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17506.019948                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.019544                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62725.963153                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003155                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.763458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          370                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          280                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1171                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1123                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000926                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   124.894353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   271.130415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3028.324684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   244.373479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5608.468359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15644.461601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   124.855580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          376                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          287                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1195                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1147                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000944                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    49.707554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000494                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   118.119384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1306.349982                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    89.790209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1666.200406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  6099.918918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    49.657961                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          308                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          217                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses          945                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits          897                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000753                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    41.842145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   109.777285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1435.216262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    74.270687                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1249.115578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  5124.039625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    41.792553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          377                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          290                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1222                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1171                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000961                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    33.680383                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    83.790089                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  1275.223192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    64.012805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1681.862633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  4047.902450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    33.615461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          353                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          270                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           83                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1105                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1058                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000876                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    25.245109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    71.109676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   671.339915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    55.376155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  1150.923968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2917.943027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    25.184696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          393                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          302                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1249                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1205                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000987                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.712152                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000519                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    56.659554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   400.363092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    64.745876                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   837.021760                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1878.315725                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.655346                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          370                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          292                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           78                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1593                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1546                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001180                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.277780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    39.659765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   148.356536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    12.851734                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   448.515934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000923                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   809.334331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.219170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          414                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          318                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1338                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1290                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001053                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   116.571189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   252.380753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3253.050424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   227.124223                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4679.936654                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14680.893330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   116.536023                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          360                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          274                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           86                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1133                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1085                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000897                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   108.059572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   235.924380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3432.552398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   212.614290                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3736.506043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13598.446756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   108.024406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          377                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          287                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1201                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1153                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000949                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   100.127439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   227.155482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3764.170915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   189.422020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4629.818870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12538.814044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time   100.073638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          433                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          338                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1403                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1355                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001104                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    92.340778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   207.131136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3871.889651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   192.864658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3757.056614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11563.357942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    92.294792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          363                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          273                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1144                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1096                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    84.049473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   188.918579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  2910.383827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   162.485048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  3006.834202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10489.067420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    84.007094                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          361                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          272                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1144                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1096                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000905                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    75.598870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   170.979232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3646.197309                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   147.137749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2252.815439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9431.473721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    75.556491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          389                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          298                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1235                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1187                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000976                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    67.861802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   155.004059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3580.493536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   126.556161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2831.513368                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8430.818497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    67.802591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          377                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          287                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1197                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1149                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000946                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    58.460522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   140.819934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1481.417162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   109.504374                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  2152.547309                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7251.538044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    58.407322                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.502870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   541.464939                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 11818.556393                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          723                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          357                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          366                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001318                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   707.291936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000515                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14449.670593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5624.976105                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000427                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.237174                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   587.775240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000870                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 16758.018699                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          915                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          554                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          361                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001750                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   748.138018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000537                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 13838.593067                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8285.672514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   988.965465                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   562.345286                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001589                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 22535.560991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          781                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          534                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          247                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001711                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   780.364883                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000376                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17033.388852                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16372.246995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000614                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1002.063358                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   476.652039                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.006728                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 29036.081907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          132                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          801                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          355                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          446                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.020863                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   940.839828                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000747                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17317.453336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19731.122585                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1005.168465                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000680                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   483.873644                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.008407                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 23372.222708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          212                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1111                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          566                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          545                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           34                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.024252                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   975.175077                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000902                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 23237.932747                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13983.665054                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   999.474918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   894.747377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000701                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22832.921450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          795                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          587                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          208                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001394                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   766.622283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22529.502272                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16628.601478                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.794746                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   559.785098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000649                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 28891.528037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          661                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          347                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          314                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001193                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   716.916233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14332.268350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19475.945708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.526044                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   478.121788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011105                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 29251.210346                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          137                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          641                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          304                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          337                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001237                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   746.542334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000479                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 13918.755992                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21524.863686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.997896                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   628.244417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000558                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 17865.034414                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          649                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          408                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          241                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001380                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   753.069039                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23580.417508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11208.526051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.828680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   595.217457                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 20939.131668                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          666                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          494                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001169                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   775.909952                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23763.488021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13924.991134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.605122                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   477.224009                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000774                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 16156.661953                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          598                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001286                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   753.766944                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17906.873912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8117.499925                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.089898                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   553.363890                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000625                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 15916.166032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          714                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          565                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001121                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   778.303628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17027.190348                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11073.013743                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.374831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   458.979291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000644                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 19794.936722                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          833                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          689                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001215                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   790.502539                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 19872.127377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13927.919807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.632833                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   485.826696                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000510                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23752.720369                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000940                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   747.015719                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 20208.792968                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16887.191237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   991.689459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   496.994084                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000459                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17389.055957                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          384                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000898                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   745.218057                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19982.448407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10774.062698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   996.028974                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   455.716390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000415                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 20942.970447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          348                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          137                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000902                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   721.659704                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19774.828231                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13679.750527                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         181304                      
system.ruby.latency_hist_seqr::mean         10.502157                      
system.ruby.latency_hist_seqr::gmean         1.355862                      
system.ruby.latency_hist_seqr::stdev        50.141825                      
system.ruby.latency_hist_seqr            |      179391     98.94%     98.94% |        1740      0.96%     99.90% |          87      0.05%     99.95% |          16      0.01%     99.96% |          18      0.01%     99.97% |          52      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           181304                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11619                      
system.ruby.miss_latency_hist_seqr::mean   149.272571                      
system.ruby.miss_latency_hist_seqr::gmean   115.638291                      
system.ruby.miss_latency_hist_seqr::stdev   136.592108                      
system.ruby.miss_latency_hist_seqr       |        9706     83.54%     83.54% |        1740     14.98%     98.51% |          87      0.75%     99.26% |          16      0.14%     99.40% |          18      0.15%     99.55% |          52      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11619                      
system.ruby.network.average_flit_latency    33.967611                      
system.ruby.network.average_flit_network_latency    28.630569                      
system.ruby.network.average_flit_queueing_latency     5.337041                      
system.ruby.network.average_flit_vnet_latency |   31.311175                       |   28.264534                       |   23.674271                      
system.ruby.network.average_flit_vqueue_latency |    6.478656                       |    5.273513                       |    2.195503                      
system.ruby.network.average_hops             2.840000                      
system.ruby.network.average_packet_latency    34.034038                      
system.ruby.network.average_packet_network_latency    28.637139                      
system.ruby.network.average_packet_queueing_latency     5.396899                      
system.ruby.network.average_packet_vnet_latency |   28.144274                       |   30.432323                       |   23.674271                      
system.ruby.network.average_packet_vqueue_latency |    8.567605                       |    4.192119                       |    2.195503                      
system.ruby.network.avg_link_utilization     0.414081                      
system.ruby.network.avg_vc_load          |    0.090027     21.74%     21.74% |    0.297822     71.92%     93.66% |    0.026232      6.34%    100.00%
system.ruby.network.avg_vc_load::total       0.414081                      
system.ruby.network.ext_in_link_utilization       142332                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       142302                      
system.ruby.network.flit_network_latency |      967484                       |     2889766                       |      216880                      
system.ruby.network.flit_queueing_latency |      200184                       |      539164                       |       20113                      
system.ruby.network.flits_injected       |       30903     21.71%     21.71% |      102267     71.85%     93.56% |        9164      6.44%    100.00%
system.ruby.network.flits_injected::total       142334                      
system.ruby.network.flits_received       |       30899     21.71%     21.71% |      102240     71.85%     93.56% |        9161      6.44%    100.00%
system.ruby.network.flits_received::total       142300                      
system.ruby.network.int_link_utilization       404211                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      593028                       |      946780                       |      216880                      
system.ruby.network.packet_queueing_latency |      180528                       |      130421                       |       20113                      
system.ruby.network.packets_injected     |       21075     34.35%     34.35% |       31119     50.72%     85.06% |        9164     14.94%    100.00%
system.ruby.network.packets_injected::total        61358                      
system.ruby.network.packets_received     |       21071     34.35%     34.35% |       31111     50.72%     85.07% |        9161     14.93%    100.00%
system.ruby.network.packets_received::total        61343                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       100922                      
system.ruby.network.routers00.buffer_writes       100922                      
system.ruby.network.routers00.crossbar_activity       100917                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       101017                      
system.ruby.network.routers00.sw_output_arbiter_activity       100917                      
system.ruby.network.routers01.buffer_reads        48287                      
system.ruby.network.routers01.buffer_writes        48287                      
system.ruby.network.routers01.crossbar_activity        48287                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        48307                      
system.ruby.network.routers01.sw_output_arbiter_activity        48287                      
system.ruby.network.routers02.buffer_reads        34633                      
system.ruby.network.routers02.buffer_writes        34633                      
system.ruby.network.routers02.crossbar_activity        34632                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34677                      
system.ruby.network.routers02.sw_output_arbiter_activity        34632                      
system.ruby.network.routers03.buffer_reads        25370                      
system.ruby.network.routers03.buffer_writes        25370                      
system.ruby.network.routers03.crossbar_activity        25366                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        25399                      
system.ruby.network.routers03.sw_output_arbiter_activity        25366                      
system.ruby.network.routers04.buffer_reads        57772                      
system.ruby.network.routers04.buffer_writes        57772                      
system.ruby.network.routers04.crossbar_activity        57772                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        57886                      
system.ruby.network.routers04.sw_output_arbiter_activity        57772                      
system.ruby.network.routers05.buffer_reads        24217                      
system.ruby.network.routers05.buffer_writes        24217                      
system.ruby.network.routers05.crossbar_activity        24217                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24226                      
system.ruby.network.routers05.sw_output_arbiter_activity        24217                      
system.ruby.network.routers06.buffer_reads        20388                      
system.ruby.network.routers06.buffer_writes        20388                      
system.ruby.network.routers06.crossbar_activity        20388                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        20417                      
system.ruby.network.routers06.sw_output_arbiter_activity        20388                      
system.ruby.network.routers07.buffer_reads        18045                      
system.ruby.network.routers07.buffer_writes        18045                      
system.ruby.network.routers07.crossbar_activity        18043                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        18100                      
system.ruby.network.routers07.sw_output_arbiter_activity        18043                      
system.ruby.network.routers08.buffer_reads        41385                      
system.ruby.network.routers08.buffer_writes        41385                      
system.ruby.network.routers08.crossbar_activity        41384                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        41781                      
system.ruby.network.routers08.sw_output_arbiter_activity        41384                      
system.ruby.network.routers09.buffer_reads        21143                      
system.ruby.network.routers09.buffer_writes        21143                      
system.ruby.network.routers09.crossbar_activity        21142                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        21201                      
system.ruby.network.routers09.sw_output_arbiter_activity        21142                      
system.ruby.network.routers10.buffer_reads        22088                      
system.ruby.network.routers10.buffer_writes        22088                      
system.ruby.network.routers10.crossbar_activity        22087                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        22161                      
system.ruby.network.routers10.sw_output_arbiter_activity        22087                      
system.ruby.network.routers11.buffer_reads        22408                      
system.ruby.network.routers11.buffer_writes        22408                      
system.ruby.network.routers11.crossbar_activity        22406                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        22595                      
system.ruby.network.routers11.sw_output_arbiter_activity        22406                      
system.ruby.network.routers12.buffer_reads        37209                      
system.ruby.network.routers12.buffer_writes        37209                      
system.ruby.network.routers12.crossbar_activity        37206                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        37459                      
system.ruby.network.routers12.sw_output_arbiter_activity        37206                      
system.ruby.network.routers13.buffer_reads        27060                      
system.ruby.network.routers13.buffer_writes        27060                      
system.ruby.network.routers13.crossbar_activity        27059                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        27126                      
system.ruby.network.routers13.sw_output_arbiter_activity        27059                      
system.ruby.network.routers14.buffer_reads        24238                      
system.ruby.network.routers14.buffer_writes        24238                      
system.ruby.network.routers14.crossbar_activity        24237                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        24304                      
system.ruby.network.routers14.sw_output_arbiter_activity        24237                      
system.ruby.network.routers15.buffer_reads        21375                      
system.ruby.network.routers15.buffer_writes        21375                      
system.ruby.network.routers15.crossbar_activity        21375                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        21514                      
system.ruby.network.routers15.sw_output_arbiter_activity        21375                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       181316                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      181316    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       181316                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    831775000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
