cocci_test_suite() {
	struct mdp5_cfg_platform cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 941 */;
	struct mdp5_cfg_handler {
		int revision;
		struct mdp5_cfg config;
	} cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 9 */;
	struct mdp5_cfg_platform *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 882 */;
	const struct mdp5_cfg_handler *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 881 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 879 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 878 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 876 */;
	struct mdp5_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 875 */;
	struct mdp5_cfg_handler *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 870 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 870 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 865 */;
	struct mdp5_cfg *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 860 */;
	struct mdp5_cfg_platform *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 853 */(struct platform_device *dev);
	const struct mdp5_cfg_handler cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 838 */[];
	const struct mdp5_cfg_hw cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 183 */;
	const struct mdp5_cfg_hw *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c 15 */;
}
