// Seed: 122206819
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input wand  id_2,
    input tri0  id_3
);
  assign id_5 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output wor id_7,
    output wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input uwire id_13
    , id_21,
    output wire id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wand id_19
);
  tri0 id_22 = 1'd0;
  or primCall (
      id_4, id_18, id_11, id_17, id_22, id_13, id_16, id_10, id_0, id_15, id_9, id_6, id_5, id_21
  );
  module_0 modCall_1 (
      id_9,
      id_10,
      id_19,
      id_19
  );
  wire id_23;
  wire id_24;
endmodule
