| ID | Assertion | Bug Number | Bug Description | Module | CWE-ID |
|----| ---- | ---- | ---- | ---- | ---- |
|p1|assert -name HACK@DAC21\_p1 {(\~dmi\_jtag\_i.trst\_ni \|-> dmi\_jtag\_i.pass\_check == 1'b0)}|1|JTAG password flag not reset properly|dmi_jtag|CWE-1239|
|p2|assert -name HACK@DAC21\_p2 {(dmi\_jtag\_i.state\_q == dmi\_jtag\_i.Idle && dmi\_jtag\_i.state\_d == dmi\_jtag\_i.Write \|-> dmi\_jtag\_i.pass\_check == 1'b1)}|2|Able to write using JTAG without password|dmi_jtag|CWE-1245|
|p3|assert -name HACK@DAC21\_p7 {(\~(ariane\_i.csr\_regfile\_i.debug\_mode\_q) \|\| (riscv::PRIV\_LVL\_M))}|7|Incorrect access control setting leaving debug enabled|csr_regfile|CWE-1220|
|p4|assert -name HACK@DAC21\_p14 {( (aes0\_wrapper\_i.aes.uut.validCounter - 1) == $next(aes0\_wrapper\_i.aes.uut.validCounter))}|14|Counter register in AES CTR mode does not increase|aes_192|CWE-1240|
|p5|assert -name HACK@DAC21\_p18 {(ariane\_i.csr\_regfile\_i.csr\_we && ariane\_i.csr\_regfile\_i.csr\_addr.address == riscv::CSR\_SIE) -> ariane\_i.csr\_regfile\_i.mie\_d == (ariane\_i.csr\_regfile\_i.mie\_q & \~ariane\_i.csr\_regfile\_i.mideleg\_q) \| (ariane\_i.csr\_regfile\_i.csr\_wdata & ariane\_i.csr\_regfile\_i.mideleg\_q)}|18|Access to CSRs from lower privilege level|csr_regfile|CWE-1262|
|p6|assert -name HACK@DAC21\_p30 {((dmi\_jtag\_i.pass\_mode) \|-> (dmi\_jtag\_i.pass\_data == dmi\_jtag\_i.data\_d))}|30|JTAG key is hardcoded|dmi_jtag|CWE-1329|
|p7|assert -name HACK@DAC21\_p35 {\~(reglk\_wrapper\_i.rst\_ni && \~reglk\_wrapper\_i.jtag\_unlock && \~reglk\_wrapper\_i.rst\_9) \|-> (reglk\_wrapper\_i.reglk\_mem == 'h0)}|35|Reg locks are disabled by default when reset|reglk_wrapper|CWE-1232|
|p8|assert -name HACK@DAC21\_p36 {((sha256\_wrapper\_i.sha256.sha256\_ctrl\_reg == sha256\_wrapper\_i.sha256.CTRL\_IGNORE && sha256\_wrapper\_i.sha256.ignore\_input\_reg) \|-> (sha256\_wrapper\_i.data == 0))}|36|SHA input data not cleared after HASH computation|sha256_wrapper|CWE-1239|
|p9|assert -name HACK@DAC21\_p39 {(aes0\_wrapper\_i.ct\_valid \|-> ((aes0\_wrapper\_i.p\_c[0] == 0) && (aes0\_wrapper\_i.p\_c[1] == 0) && (aes0\_wrapper\_i.p\_c[2] == 0) && (aes0\_wrapper\_i.p\_c[3] == 0)))}|39|AES plain text is left uncleared after the encryption is over in the peripheral registers|aes0_wrapper|CWE-226|
|p10|assert -name HACK@DAC21\_p42 {((acct\_wrapper\_i.rst\_ni && rst\_6) \|\| (acct\_wrapper\_i.acct\_mem.read\_data\_0[0]==32'h0000\_0000))}|42|At reset, the access control values are set to full access|acct_wrapper|CWE-276|
|p11|assert -name HACK@DAC21\_p46 {((aes0\_wrapper\_i.debug\_mode\_i) \|-> ((aes0\_wrapper\_i.key\_big == 192'b0) && (aes0\_wrapper\_i.key\_big2 == 192'b0)))}|46|Not disconnecting sensitive data from fuse when in debug mode|aes0_wrapper|CWE-1243|
|p12|assert -name HACK@DAC21\_p47 {((aes0\_wrapper\_i.debug\_mode\_i) \|-> ((aes0\_wrapper\_i.key\_big == 192'b0) && (aes0\_wrapper\_i.key\_big2 == 192'b0)))}|47|not clearing one of the aes keys when entering debug mode|aes0_wrapper|CWE-1258|
|p13|assert -name HACK@DAC21\_p48 {(\~(reglk\_wrapper\_i.rst\_ni && \~rst\_9) \|-> \~reglk\_wrapper\_i.jtag\_unlock)}|48|JTAG unlock disables the reglocks|reglk_wrapper|CWE-1234|
|p14|assert -name HACK@DAC21\_p57 {(dma\_i.dma\_ctrl\_reg == dma\_i.CTRL\_ABORT && !dma\_i.done\_i \|=> dma\_i.dma\_ctrl\_reg != dma\_i.CTRL\_ABORT)}|57|if abort is issued when there is no active command running in dma, the dma gets stuck in a unknown state|dma|CWE-1245|
|p15|assert -name HACK@DAC21\_p84 {((dmi\_jtag\_i.dmi\_req\_ready && dmi\_jtag\_i.state\_q == dmi\_jtag\_i.Write) \|=> (dmi\_jtag\_i.state\_q == dmi\_jtag\_i.WaitWriteValid))}|84|Unreachable state WaitWriteValid in JTAG|dmi_jtag|CWE-1245|
|p16|assert -name HACK@DAC21\_p95 {(\~(rsa\_wrapper\_i.rst\_ni && \~rsa\_wrapper\_i.rst\_13) \|-> (rsa\_wrapper\_i.msg\_out == 0))}|95|Output message on RSA is not cleared after a soft reset. This can leave decrypted data available in a memory mapped area.|rsa_wrapper|CWE-226|
|p17|assert -name HACK@DAC21\_p96\_modified {(riscv\_peripherals\_i.ariane\_boot\_sel\_i \|-> riscv\_peripherals\_i.rom\_rdata\_linux)}|96|ROM module is hardcoded|riscv_peripherals|CWE-1310|
