{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521183510002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521183510011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 02:58:29 2018 " "Processing started: Fri Mar 16 02:58:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521183510011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1521183510011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1521183510011 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1521183511856 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521183511868 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521183511868 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1521183511868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1521183511868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521183511901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521183511901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521183511901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1521183511901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1521183511926 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 109 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 109 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 5419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " PC\[14\] " "Node  \"PC\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " always10~0 " "Node  \"always10~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~2 " "Node  \"imem~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~3 " "Node  \"imem~3\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " regs~2263 " "Node  \"regs~2263\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~14 " "Node  \"imem~14\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~6 " "Node  \"imem~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~22 " "Node  \"imem~22\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~10 " "Node  \"imem~10\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " imem~8 " "Node  \"imem~8\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|lim\[0\]~1 " "Node  \"Timer:timer\|lim\[0\]~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\] " "Node  \"aluout_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Selector28~1 " "Node  \"Selector28~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " regs~2259 " "Node  \"regs~2259\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|cnt~0 " "Node  \"Timer:timer\|cnt~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " wrmem_M~DUPLICATE " "Node  \"wrmem_M~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 6546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Selector27~1 " "Node  \"Selector27~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " regs~2241 " "Node  \"regs~2241\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|wrCnt~0 " "Node  \"Timer:timer\|wrCnt~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 368 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\]~DUPLICATE " "Node  \"aluout_M\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 6554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Selector29~1 " "Node  \"Selector29~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " regs~2265 " "Node  \"regs~2265\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\] " "Node  \"aluout_M\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " Selector24~1 " "Node  \"Selector24~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " regs~2243 " "Node  \"regs~2243\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_NODES_INFO" " dbus\[2\]~2 " "Node  \"dbus\[2\]~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512557 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521183512557 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521183512557 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 5419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " WideOr2~1 " "Node  \"WideOr2~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|lim\[0\]~1 " "Node  \"Timer:timer\|lim\[0\]~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " imem~6 " "Node  \"imem~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " imem~8 " "Node  \"imem~8\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " imem~10 " "Node  \"imem~10\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\] " "Node  \"aluout_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[8\] " "Node  \"aluout_M\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[5\] " "Node  \"aluout_M\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\] " "Node  \"aluout_M\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\]~DUPLICATE " "Node  \"aluout_M\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 6554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[9\] " "Node  \"aluout_M\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[13\] " "Node  \"aluout_M\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[6\] " "Node  \"aluout_M\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector29~1 " "Node  \"Selector29~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[10\] " "Node  \"aluout_M\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[12\] " "Node  \"aluout_M\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector35~0 " "Node  \"Selector35~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector17~1 " "Node  \"Selector17~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector25~1 " "Node  \"Selector25~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector28~1 " "Node  \"Selector28~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector27~1 " "Node  \"Selector27~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector24~1 " "Node  \"Selector24~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector21~1 " "Node  \"Selector21~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector22~1 " "Node  \"Selector22~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_NODES_INFO" " Selector23~1 " "Node  \"Selector23~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/" { { 0 { 0 ""} 0 2134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521183512565 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521183512565 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521183512565 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "159 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 159 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1521183512567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521183512740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 02:58:32 2018 " "Processing ended: Fri Mar 16 02:58:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521183512740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521183512740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521183512740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1521183512740 ""}
