

================================================================
== Vivado HLS Report for 'ov7670_diretto'
================================================================
* Date:           Tue Oct  6 16:43:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1294|    1|  1294|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.data_out.tmp.gep  |  1281|  1281|         3|          1|          1|  1280|    yes   |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!vsync_V_read & first_load)
	23  / (!first_load & !tmp_4) | (!first_load & href_V_read) | (!first_load & !or_cond) | (vsync_V_read & !tmp_4) | (vsync_V_read & href_V_read) | (vsync_V_read & !or_cond)
	9  / (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	23  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	19  / (exitcond)
	17  / (!exitcond)
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%data_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_out_offset)"   --->   Operation 24 'read' 'data_out_offset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"   --->   Operation 25 'read' 'vsync_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"   --->   Operation 26 'read' 'href_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in_V)"   --->   Operation 27 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %data_out_offset_read to i64"   --->   Operation 28 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i32 %data_out_offset_read to i33"   --->   Operation 29 'sext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr i8* %data_out, i64 %tmp_5"   --->   Operation 30 'getelementptr' 'data_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out), !map !35"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in_V), !map !41"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !47"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !51"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !55"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !61"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ov7670_diretto_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:9]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:10]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:11]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:13]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:14]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [9 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:16]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %data_out_offset, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:16]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:17]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1280 x i8]* @tmp, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lettura_diretta.cpp:23]   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:26]   --->   Operation 47 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:27]   --->   Operation 48 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:28]   --->   Operation 49 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta.cpp:29]   --->   Operation 50 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %vsync_V_read, label %._crit_edge, label %1" [lettura_diretta.cpp:31]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_diretta.cpp:31]   --->   Operation 52 'load' 'first_load' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %first_load, label %2, label %._crit_edge" [lettura_diretta.cpp:31]   --->   Operation 53 'br' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_diretta.cpp:38]   --->   Operation 54 'store' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.28ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_diretta.cpp:40]   --->   Operation 55 'xor' 'p_not' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_diretta.cpp:40]   --->   Operation 56 'load' 'count_lines_load' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%tmp_1_1 = icmp ult i32 %count_lines_load, 480" [lettura_diretta.cpp:40]   --->   Operation 57 'icmp' 'tmp_1_1' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_1_1, %p_not" [lettura_diretta.cpp:40]   --->   Operation 58 'and' 'or_cond' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %3, label %10" [lettura_diretta.cpp:40]   --->   Operation 59 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.99ns)   --->   "%tmp_1 = icmp eq i32 %count_lines_load, 480" [lettura_diretta.cpp:67]   --->   Operation 60 'icmp' 'tmp_1' <Predicate = (!first_load & !or_cond) | (vsync_V_read & !or_cond)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.28ns)   --->   "%or_cond1 = and i1 %tmp_1, %p_not" [lettura_diretta.cpp:67]   --->   Operation 61 'and' 'or_cond1' <Predicate = (!first_load & !or_cond) | (vsync_V_read & !or_cond)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta.cpp:67]   --->   Operation 62 'write' <Predicate = (!first_load & !or_cond) | (vsync_V_read & !or_cond)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %12, label %11" [lettura_diretta.cpp:67]   --->   Operation 63 'br' <Predicate = (!first_load & !or_cond) | (vsync_V_read & !or_cond)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.65ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_diretta.cpp:73]   --->   Operation 64 'store' <Predicate = (!first_load & !or_cond & !or_cond1) | (vsync_V_read & !or_cond & !or_cond1)> <Delay = 0.65>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 65 'br' <Predicate = (!first_load & !or_cond & !or_cond1) | (vsync_V_read & !or_cond & !or_cond1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 66 'br' <Predicate = (!first_load & !or_cond) | (vsync_V_read & !or_cond)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_diretta.cpp:43]   --->   Operation 67 'write' <Predicate = (!first_load & or_cond) | (vsync_V_read & or_cond)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_diretta.cpp:47]   --->   Operation 68 'load' 'count_readings_load' <Predicate = (!first_load & or_cond) | (vsync_V_read & or_cond)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %4, label %5" [lettura_diretta.cpp:44]   --->   Operation 69 'br' <Predicate = (!first_load & or_cond) | (vsync_V_read & or_cond)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.99ns)   --->   "%tmp_4 = icmp eq i32 %count_readings_load, 1280" [lettura_diretta.cpp:55]   --->   Operation 70 'icmp' 'tmp_4' <Predicate = (!first_load & or_cond & !href_V_read) | (vsync_V_read & or_cond & !href_V_read)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %6, label %7" [lettura_diretta.cpp:55]   --->   Operation 71 'br' <Predicate = (!first_load & or_cond & !href_V_read) | (vsync_V_read & or_cond & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta.cpp:65]   --->   Operation 72 'write' <Predicate = (!first_load & or_cond & !href_V_read & !tmp_4) | (vsync_V_read & or_cond & !href_V_read & !tmp_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 73 'br' <Predicate = (!first_load & or_cond & !href_V_read & !tmp_4) | (vsync_V_read & or_cond & !href_V_read & !tmp_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1_2 = trunc i32 %count_lines_load to i9" [lettura_diretta.cpp:40]   --->   Operation 74 'trunc' 'tmp_1_2' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_1_2, i10 0)" [lettura_diretta.cpp:57]   --->   Operation 75 'bitconcatenate' 'p_shl' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [lettura_diretta.cpp:57]   --->   Operation 76 'zext' 'p_shl_cast' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl6 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_1_2, i8 0)" [lettura_diretta.cpp:57]   --->   Operation 77 'bitconcatenate' 'p_shl6' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i17 %p_shl6 to i20" [lettura_diretta.cpp:57]   --->   Operation 78 'zext' 'p_shl6_cast' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.88ns)   --->   "%offset = add i20 %p_shl6_cast, %p_shl_cast" [lettura_diretta.cpp:57]   --->   Operation 79 'add' 'offset' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i20 %offset to i33" [lettura_diretta.cpp:58]   --->   Operation 80 'zext' 'tmp_6_cast' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.01ns)   --->   "%data_out2_sum = add i33 %tmp_5_cast, %tmp_6_cast" [lettura_diretta.cpp:58]   --->   Operation 81 'add' 'data_out2_sum' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_out2_sum_cast = sext i33 %data_out2_sum to i64" [lettura_diretta.cpp:58]   --->   Operation 82 'sext' 'data_out2_sum_cast' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr i8* %data_out, i64 %data_out2_sum_cast" [lettura_diretta.cpp:58]   --->   Operation 83 'getelementptr' 'data_out_addr' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%empty = load i8* getelementptr inbounds ([1280 x i8]* @tmp, i64 0, i64 0), align 16" [lettura_diretta.cpp:58]   --->   Operation 84 'load' 'empty' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %count_readings_load to i64" [lettura_diretta.cpp:47]   --->   Operation 85 'zext' 'tmp_2' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr inbounds [1280 x i8]* @tmp, i64 0, i64 %tmp_2" [lettura_diretta.cpp:47]   --->   Operation 86 'getelementptr' 'tmp_addr' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "store i8 %data_in_V_read, i8* %tmp_addr, align 1" [lettura_diretta.cpp:47]   --->   Operation 87 'store' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_diretta.cpp:52]   --->   Operation 88 'write' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns)   --->   "%tmp_3 = add i32 %count_readings_load, 1" [lettura_diretta.cpp:53]   --->   Operation 89 'add' 'tmp_3' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.65ns)   --->   "store i32 %tmp_3, i32* @count_readings, align 4" [lettura_diretta.cpp:53]   --->   Operation 90 'store' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 0.65>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "br label %9" [lettura_diretta.cpp:54]   --->   Operation 91 'br' <Predicate = (!first_load & or_cond & href_V_read) | (vsync_V_read & or_cond & href_V_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 92 [1/1] (8.75ns)   --->   "%data_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr_1, i32 1)" [lettura_diretta.cpp:35]   --->   Operation 92 'writereq' 'data_out_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 93 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %data_out_addr_1, i8 0, i1 true)" [lettura_diretta.cpp:35]   --->   Operation 93 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 94 [5/5] (8.75ns)   --->   "%data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)" [lettura_diretta.cpp:35]   --->   Operation 94 'writeresp' 'data_out_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 95 [4/5] (8.75ns)   --->   "%data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)" [lettura_diretta.cpp:35]   --->   Operation 95 'writeresp' 'data_out_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 96 [3/5] (8.75ns)   --->   "%data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)" [lettura_diretta.cpp:35]   --->   Operation 96 'writeresp' 'data_out_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 97 [2/5] (8.75ns)   --->   "%data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)" [lettura_diretta.cpp:35]   --->   Operation 97 'writeresp' 'data_out_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta.cpp:33]   --->   Operation 98 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta.cpp:34]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/5] (8.75ns)   --->   "%data_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr_1)" [lettura_diretta.cpp:35]   --->   Operation 100 'writeresp' 'data_out_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %14" [lettura_diretta.cpp:36]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 8.75>
ST_9 : Operation 102 [1/2] (1.23ns)   --->   "%empty = load i8* getelementptr inbounds ([1280 x i8]* @tmp, i64 0, i64 0), align 16" [lettura_diretta.cpp:58]   --->   Operation 102 'load' 'empty' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_9 : Operation 103 [1/1] (8.75ns)   --->   "%data_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr, i32 1)" [lettura_diretta.cpp:58]   --->   Operation 103 'writereq' 'data_out_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 2> <Delay = 8.75>
ST_10 : Operation 104 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %data_out_addr, i8 %empty, i1 true)" [lettura_diretta.cpp:58]   --->   Operation 104 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 3> <Delay = 8.75>
ST_11 : Operation 105 [5/5] (8.75ns)   --->   "%data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 105 'writeresp' 'data_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 4> <Delay = 8.75>
ST_12 : Operation 106 [4/5] (8.75ns)   --->   "%data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 106 'writeresp' 'data_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 5> <Delay = 8.75>
ST_13 : Operation 107 [3/5] (8.75ns)   --->   "%data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 107 'writeresp' 'data_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 6> <Delay = 8.75>
ST_14 : Operation 108 [2/5] (8.75ns)   --->   "%data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 108 'writeresp' 'data_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 7> <Delay = 8.75>
ST_15 : Operation 109 [1/5] (8.75ns)   --->   "%data_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 109 'writeresp' 'data_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 110 [1/1] (8.75ns)   --->   "%data_out_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %data_out_addr, i32 1280)" [lettura_diretta.cpp:58]   --->   Operation 110 'writereq' 'data_out_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 111 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [lettura_diretta.cpp:58]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.65>

State 16 <SV = 8> <Delay = 1.23>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%indvar = phi i11 [ 0, %6 ], [ %indvar_next, %burst.wr.body ]" [lettura_diretta.cpp:58]   --->   Operation 112 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %indvar, -768" [lettura_diretta.cpp:58]   --->   Operation 113 'icmp' 'exitcond' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 114 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.79ns)   --->   "%indvar_next = add i11 %indvar, 1" [lettura_diretta.cpp:58]   --->   Operation 115 'add' 'indvar_next' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.wr.end, label %burst.wr.body" [lettura_diretta.cpp:58]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%indvar1 = zext i11 %indvar to i64" [lettura_diretta.cpp:58]   --->   Operation 117 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr [1280 x i8]* @tmp, i64 0, i64 %indvar1" [lettura_diretta.cpp:58]   --->   Operation 118 'getelementptr' 'tmp_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 119 [2/2] (1.23ns)   --->   "%tmp_gep23 = load i8* %tmp_addr_1, align 1" [lettura_diretta.cpp:58]   --->   Operation 119 'load' 'tmp_gep23' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 17 <SV = 9> <Delay = 1.23>
ST_17 : Operation 120 [1/2] (1.23ns)   --->   "%tmp_gep23 = load i8* %tmp_addr_1, align 1" [lettura_diretta.cpp:58]   --->   Operation 120 'load' 'tmp_gep23' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 18 <SV = 10> <Delay = 8.75>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)" [lettura_diretta.cpp:58]   --->   Operation 121 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)" [lettura_diretta.cpp:58]   --->   Operation 122 'specpipeline' 'empty_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_data_out_O)" [lettura_diretta.cpp:58]   --->   Operation 123 'specloopname' 'empty_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %data_out_addr, i8 %tmp_gep23, i1 true)" [lettura_diretta.cpp:58]   --->   Operation 124 'write' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)" [lettura_diretta.cpp:58]   --->   Operation 125 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [lettura_diretta.cpp:58]   --->   Operation 126 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 8.75>
ST_19 : Operation 127 [5/5] (8.75ns)   --->   "%data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 127 'writeresp' 'data_out_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 128 [1/1] (0.65ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_diretta.cpp:61]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 129 [1/1] (1.01ns)   --->   "%tmp_8 = add i32 %count_lines_load, 1" [lettura_diretta.cpp:62]   --->   Operation 129 'add' 'tmp_8' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.65ns)   --->   "store i32 %tmp_8, i32* @count_lines, align 4" [lettura_diretta.cpp:62]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.65>

State 20 <SV = 10> <Delay = 8.75>
ST_20 : Operation 131 [4/5] (8.75ns)   --->   "%data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 131 'writeresp' 'data_out_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 8.75>
ST_21 : Operation 132 [3/5] (8.75ns)   --->   "%data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 132 'writeresp' 'data_out_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 8.75>
ST_22 : Operation 133 [2/5] (8.75ns)   --->   "%data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 133 'writeresp' 'data_out_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 8.75>
ST_23 : Operation 134 [1/5] (8.75ns)   --->   "%data_out_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %data_out_addr)" [lettura_diretta.cpp:58]   --->   Operation 134 'writeresp' 'data_out_addr_wr_res' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta.cpp:60]   --->   Operation 135 'write' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "br label %8" [lettura_diretta.cpp:63]   --->   Operation 136 'br' <Predicate = (!first_load & or_cond & !href_V_read & tmp_4) | (vsync_V_read & or_cond & !href_V_read & tmp_4)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 137 'br' <Predicate = (!first_load & or_cond & !href_V_read) | (vsync_V_read & or_cond & !href_V_read)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "br label %13" [lettura_diretta.cpp:66]   --->   Operation 138 'br' <Predicate = (!first_load & or_cond) | (vsync_V_read & or_cond)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "br label %14" [lettura_diretta.cpp:75]   --->   Operation 139 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "ret void" [lettura_diretta.cpp:76]   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_lines]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_readings]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_out_offset_read (read             ) [ 000000000000000000000000]
vsync_V_read         (read             ) [ 011111111111111111111111]
href_V_read          (read             ) [ 011111111111111111111111]
data_in_V_read       (read             ) [ 000000000000000000000000]
tmp_5                (sext             ) [ 000000000000000000000000]
tmp_5_cast           (sext             ) [ 000000000000000000000000]
data_out_addr_1      (getelementptr    ) [ 001111111000000000000000]
StgValue_31          (specbitsmap      ) [ 000000000000000000000000]
StgValue_32          (specbitsmap      ) [ 000000000000000000000000]
StgValue_33          (specbitsmap      ) [ 000000000000000000000000]
StgValue_34          (specbitsmap      ) [ 000000000000000000000000]
StgValue_35          (specbitsmap      ) [ 000000000000000000000000]
StgValue_36          (specbitsmap      ) [ 000000000000000000000000]
StgValue_37          (spectopmodule    ) [ 000000000000000000000000]
StgValue_38          (specinterface    ) [ 000000000000000000000000]
StgValue_39          (specinterface    ) [ 000000000000000000000000]
StgValue_40          (specinterface    ) [ 000000000000000000000000]
StgValue_41          (specinterface    ) [ 000000000000000000000000]
StgValue_42          (specinterface    ) [ 000000000000000000000000]
StgValue_43          (specinterface    ) [ 000000000000000000000000]
StgValue_44          (specinterface    ) [ 000000000000000000000000]
StgValue_45          (specinterface    ) [ 000000000000000000000000]
StgValue_46          (specmemcore      ) [ 000000000000000000000000]
StgValue_47          (specreset        ) [ 000000000000000000000000]
StgValue_48          (specreset        ) [ 000000000000000000000000]
StgValue_49          (specreset        ) [ 000000000000000000000000]
StgValue_50          (specreset        ) [ 000000000000000000000000]
StgValue_51          (br               ) [ 000000000000000000000000]
first_load           (load             ) [ 011111111111111111111111]
StgValue_53          (br               ) [ 000000000000000000000000]
StgValue_54          (store            ) [ 000000000000000000000000]
p_not                (xor              ) [ 000000000000000000000000]
count_lines_load     (load             ) [ 000000000111111111110000]
tmp_1_1              (icmp             ) [ 000000000000000000000000]
or_cond              (and              ) [ 011111111111111111111111]
StgValue_59          (br               ) [ 000000000000000000000000]
tmp_1                (icmp             ) [ 000000000000000000000000]
or_cond1             (and              ) [ 010000000000000000000000]
StgValue_62          (write            ) [ 000000000000000000000000]
StgValue_63          (br               ) [ 000000000000000000000000]
StgValue_64          (store            ) [ 000000000000000000000000]
StgValue_65          (br               ) [ 000000000000000000000000]
StgValue_66          (br               ) [ 000000000000000000000000]
StgValue_67          (write            ) [ 000000000000000000000000]
count_readings_load  (load             ) [ 000000000000000000000000]
StgValue_69          (br               ) [ 000000000000000000000000]
tmp_4                (icmp             ) [ 011111111111111111111111]
StgValue_71          (br               ) [ 000000000000000000000000]
StgValue_72          (write            ) [ 000000000000000000000000]
StgValue_73          (br               ) [ 000000000000000000000000]
tmp_1_2              (trunc            ) [ 000000000000000000000000]
p_shl                (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast           (zext             ) [ 000000000000000000000000]
p_shl6               (bitconcatenate   ) [ 000000000000000000000000]
p_shl6_cast          (zext             ) [ 000000000000000000000000]
offset               (add              ) [ 000000000000000000000000]
tmp_6_cast           (zext             ) [ 000000000000000000000000]
data_out2_sum        (add              ) [ 000000000000000000000000]
data_out2_sum_cast   (sext             ) [ 000000000000000000000000]
data_out_addr        (getelementptr    ) [ 001111111111111111111111]
tmp_2                (zext             ) [ 000000000000000000000000]
tmp_addr             (getelementptr    ) [ 000000000000000000000000]
StgValue_87          (store            ) [ 000000000000000000000000]
StgValue_88          (write            ) [ 000000000000000000000000]
tmp_3                (add              ) [ 000000000000000000000000]
StgValue_90          (store            ) [ 000000000000000000000000]
StgValue_91          (br               ) [ 000000000000000000000000]
data_out_addr_2_req  (writereq         ) [ 000000000000000000000000]
StgValue_93          (write            ) [ 000000000000000000000000]
StgValue_98          (write            ) [ 000000000000000000000000]
StgValue_99          (write            ) [ 000000000000000000000000]
data_out_addr_2_resp (writeresp        ) [ 000000000000000000000000]
StgValue_101         (br               ) [ 000000000000000000000000]
empty                (load             ) [ 000000000010000000000000]
data_out_addr_req    (writereq         ) [ 000000000000000000000000]
StgValue_104         (write            ) [ 000000000000000000000000]
data_out_addr_resp   (writeresp        ) [ 000000000000000000000000]
data_out_addr_wr_req (writereq         ) [ 000000000000000000000000]
StgValue_111         (br               ) [ 000000000000000111100000]
indvar               (phi              ) [ 000000000000000010000000]
exitcond             (icmp             ) [ 000000000000000011100000]
empty_2              (speclooptripcount) [ 000000000000000000000000]
indvar_next          (add              ) [ 000000000000000111100000]
StgValue_116         (br               ) [ 000000000000000000000000]
indvar1              (zext             ) [ 000000000000000000000000]
tmp_addr_1           (getelementptr    ) [ 000000000000000011000000]
tmp_gep23            (load             ) [ 000000000000000010100000]
burstwrite_rbegin    (specregionbegin  ) [ 000000000000000000000000]
empty_3              (specpipeline     ) [ 000000000000000000000000]
empty_4              (specloopname     ) [ 000000000000000000000000]
StgValue_124         (write            ) [ 000000000000000000000000]
burstwrite_rend      (specregionend    ) [ 000000000000000000000000]
StgValue_126         (br               ) [ 000000000000000111100000]
StgValue_128         (store            ) [ 000000000000000000000000]
tmp_8                (add              ) [ 000000000000000000000000]
StgValue_130         (store            ) [ 000000000000000000000000]
data_out_addr_wr_res (writeresp        ) [ 000000000000000000000000]
StgValue_135         (write            ) [ 000000000000000000000000]
StgValue_136         (br               ) [ 000000000000000000000000]
StgValue_137         (br               ) [ 000000000000000000000000]
StgValue_138         (br               ) [ 000000000000000000000000]
StgValue_139         (br               ) [ 000000000000000000000000]
StgValue_140         (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="href_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vsync_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_valid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_lines">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_lines"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="count_readings">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_readings"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_diretto_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_data_out_O"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="data_out_offset_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_offset_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="vsync_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="href_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="href_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_in_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/1 StgValue_67/1 StgValue_98/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/1 StgValue_88/1 StgValue_99/8 StgValue_135/23 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_writeresp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_out_addr_2_req/2 data_out_addr_2_resp/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_93_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_93/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_writeresp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="1"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_out_addr_req/9 data_out_addr_resp/11 data_out_addr_wr_req/15 data_out_addr_wr_res/19 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_104_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2"/>
<pin id="191" dir="0" index="2" bw="8" slack="1"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_124_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="10"/>
<pin id="201" dir="0" index="2" bw="8" slack="1"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/18 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="11" slack="0"/>
<pin id="220" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="8" slack="1"/>
<pin id="222" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="empty/1 StgValue_87/1 tmp_gep23/16 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_1/16 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="1"/>
<pin id="235" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/16 "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty tmp_gep23 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_5_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_out_addr_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="first_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="StgValue_54_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_not_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="count_lines_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_lines_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_1_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_cond_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_cond1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="StgValue_64_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="count_readings_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_readings_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1_2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="19" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_shl_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="0"/>
<pin id="338" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl6_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="0"/>
<pin id="350" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="offset_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="0" index="1" bw="19" slack="0"/>
<pin id="355" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_6_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="20" slack="0"/>
<pin id="360" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="data_out2_sum_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="20" slack="0"/>
<pin id="365" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_out2_sum/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="data_out2_sum_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="33" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="data_out2_sum_cast/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="data_out_addr_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="33" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="StgValue_90_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="exitcond_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar_next_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/16 "/>
</bind>
</comp>

<comp id="407" class="1004" name="indvar1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/16 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_128_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/19 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="9"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/19 "/>
</bind>
</comp>

<comp id="423" class="1004" name="StgValue_130_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/19 "/>
</bind>
</comp>

<comp id="429" class="1005" name="vsync_V_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="13"/>
<pin id="431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vsync_V_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="href_V_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="13"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="href_V_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="data_out_addr_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="first_load_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="13"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="count_lines_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="9"/>
<pin id="449" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="count_lines_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="or_cond_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="13"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_4_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="13"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="463" class="1005" name="data_out_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="exitcond_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="474" class="1005" name="indvar_next_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_addr_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="1"/>
<pin id="481" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="180"><net_src comp="94" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="186"><net_src comp="90" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="96" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="76" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="88" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="140" pin="2"/><net_sink comp="206" pin=4"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="88" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="236"><net_src comp="98" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="206" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="253"><net_src comp="122" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="122" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="128" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="274" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="280" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="72" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="274" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="280" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="324" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="84" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="336" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="254" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="0" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="314" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="387"><net_src comp="314" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="237" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="100" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="237" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="106" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="237" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="18" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="16" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="128" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="134" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="258" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="446"><net_src comp="264" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="280" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="455"><net_src comp="290" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="318" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="372" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="473"><net_src comp="395" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="401" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="482"><net_src comp="225" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 }
	Port: line_valid_V | {1 8 23 }
	Port: frame_valid_V | {1 8 }
	Port: first | {1 }
	Port: count_lines | {1 19 }
	Port: count_readings | {1 19 }
	Port: tmp | {1 }
 - Input state : 
	Port: ov7670_diretto : data_in_V | {1 }
	Port: ov7670_diretto : href_V | {1 }
	Port: ov7670_diretto : vsync_V | {1 }
	Port: ov7670_diretto : data_out_offset | {1 }
	Port: ov7670_diretto : first | {1 }
	Port: ov7670_diretto : count_lines | {1 }
	Port: ov7670_diretto : count_readings | {1 }
	Port: ov7670_diretto : tmp | {1 9 16 17 }
  - Chain level:
	State 1
		data_out_addr_1 : 1
		StgValue_53 : 1
		tmp_1_1 : 1
		or_cond : 2
		StgValue_59 : 2
		tmp_1 : 1
		or_cond1 : 2
		StgValue_63 : 2
		tmp_4 : 1
		StgValue_71 : 2
		tmp_1_2 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl6 : 2
		p_shl6_cast : 3
		offset : 4
		tmp_6_cast : 5
		data_out2_sum : 6
		data_out2_sum_cast : 7
		data_out_addr : 8
		tmp_2 : 1
		tmp_addr : 2
		StgValue_87 : 3
		tmp_3 : 1
		StgValue_90 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		exitcond : 1
		indvar_next : 1
		StgValue_116 : 2
		indvar1 : 1
		tmp_addr_1 : 2
		tmp_gep23 : 3
	State 17
	State 18
		burstwrite_rend : 1
	State 19
		StgValue_130 : 1
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           offset_fu_352          |    0    |    26   |
|          |       data_out2_sum_fu_362       |    0    |    39   |
|    add   |           tmp_3_fu_383           |    0    |    39   |
|          |        indvar_next_fu_401        |    0    |    18   |
|          |           tmp_8_fu_418           |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |          tmp_1_1_fu_284          |    0    |    20   |
|   icmp   |           tmp_1_fu_296           |    0    |    20   |
|          |           tmp_4_fu_318           |    0    |    20   |
|          |          exitcond_fu_395         |    0    |    13   |
|----------|----------------------------------|---------|---------|
|    and   |          or_cond_fu_290          |    0    |    2    |
|          |          or_cond1_fu_302         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |           p_not_fu_274           |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | data_out_offset_read_read_fu_122 |    0    |    0    |
|   read   |     vsync_V_read_read_fu_128     |    0    |    0    |
|          |      href_V_read_read_fu_134     |    0    |    0    |
|          |    data_in_V_read_read_fu_140    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         grp_write_fu_146         |    0    |    0    |
|          |         grp_write_fu_155         |    0    |    0    |
|   write  |     StgValue_93_write_fu_171     |    0    |    0    |
|          |     StgValue_104_write_fu_188    |    0    |    0    |
|          |     StgValue_124_write_fu_198    |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_164       |    0    |    0    |
|          |       grp_writeresp_fu_181       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_5_fu_250           |    0    |    0    |
|   sext   |         tmp_5_cast_fu_254        |    0    |    0    |
|          |     data_out2_sum_cast_fu_368    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |          tmp_1_2_fu_324          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           p_shl_fu_328           |    0    |    0    |
|          |           p_shl6_fu_340          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_shl_cast_fu_336        |    0    |    0    |
|          |        p_shl6_cast_fu_348        |    0    |    0    |
|   zext   |         tmp_6_cast_fu_358        |    0    |    0    |
|          |           tmp_2_fu_378           |    0    |    0    |
|          |          indvar1_fu_407          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   240   |
|----------|----------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| tmp|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|count_lines_load_reg_447|   32   |
| data_out_addr_1_reg_437|    8   |
|  data_out_addr_reg_463 |    8   |
|    exitcond_reg_470    |    1   |
|   first_load_reg_443   |    1   |
|   href_V_read_reg_433  |    1   |
|   indvar_next_reg_474  |   11   |
|     indvar_reg_233     |   11   |
|     or_cond_reg_452    |    1   |
|         reg_244        |    8   |
|      tmp_4_reg_459     |    1   |
|   tmp_addr_1_reg_479   |   11   |
|  vsync_V_read_reg_429  |    1   |
+------------------------+--------+
|          Total         |   95   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_146   |  p2  |   2  |   1  |    2   |
|   grp_write_fu_155   |  p2  |   2  |   1  |    2   |
| grp_writeresp_fu_164 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_181 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_181 |  p2  |   2  |  12  |   24   |
|   grp_access_fu_206  |  p0  |   3  |   8  |   24   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   56   || 3.95475 ||    15   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   240  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   15   |
|  Register |    -   |    -   |   95   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   95   |   255  |
+-----------+--------+--------+--------+--------+
