[
 {
  "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
  "InstLine" : 5,
  "InstName" : "BCDCounterSystem",
  "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "BCDCounterSystem",
  "SubInsts" : [
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 23,
    "InstName" : "osc_100hz_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "OSC_100Hz",
    "SubInsts" : [
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 44,
      "InstName" : "osc_source",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_osc.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_OSC"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 49,
      "InstName" : "oscdiv5_1",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 57,
      "InstName" : "oscdiv5_2",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 65,
      "InstName" : "oscdiv5_3",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 73,
      "InstName" : "oscdiv5_4",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 81,
      "InstName" : "oscdiv5_5",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/OSC_100Hz.vhd",
      "InstLine" : 89,
      "InstName" : "oscdiv8",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/sys/gowin_clkdiv8.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV8"
     }
    ]
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 29,
    "InstName" : "debouncer_inst_up",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/Debouncer.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Debouncer"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 37,
    "InstName" : "debouncer_inst_down",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/Debouncer.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Debouncer"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 46,
    "InstName" : "pulsenarrower_inst_up",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/PulseNarrower.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "PulseNarrower"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 54,
    "InstName" : "pulsenarrower_inst_down",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/PulseNarrower.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "PulseNarrower"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 61,
    "InstName" : "mod_99_bcd_counter_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/Mod_99_BCD_Counter.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Mod_99_BCD_Counter"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 71,
    "InstName" : "led_decoder_4_bit_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/LED_Decoder_4_bit.vhd",
    "ModuleLine" : 28,
    "ModuleName" : "LED_Decoder_4_Bit"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/BCDCounterSystem.vhd",
    "InstLine" : 76,
    "InstName" : "led_decoder_4_bit_inst_2",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/LED_Decoder_4_bit.vhd",
    "ModuleLine" : 28,
    "ModuleName" : "LED_Decoder_4_Bit"
   }
  ]
 },
 {
  "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/Mod_9_Counter.vhd",
  "InstLine" : 5,
  "InstName" : "Mod_9_Counter",
  "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Mod_99_BCDCounter_UpDown/src/components/Mod_9_Counter.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "Mod_9_Counter"
 }
]