// Seed: 1512682630
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 void id_6,
    input supply1 id_7,
    output wire id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri1 id_16,
    output wand id_17,
    input tri0 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wor id_21
);
  wire id_23;
  generate
    assign id_17 = -1;
    initial id_9 = id_5;
  endgenerate
  assign id_15 = id_2;
  wire id_24;
  id_25(
      .id_0(id_0), .id_1(-1'b0)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    id_7,
    output wor id_2,
    id_8,
    output supply1 id_3,
    input tri id_4,
    input tri id_5
);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_0,
      id_4,
      id_3,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_5,
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.id_7 = 0;
  assign id_3 = id_1;
  assign id_3.id_0 = 1 <= 1;
  assign id_7 = id_8;
  assign id_2 = -1;
  assign id_3 = -1;
  wire id_9;
  wire id_10;
endmodule
