Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 13 15:54:20 2018
| Host         : DESKTOP-UEMN6MT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 41 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 42 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.150        0.000                      0                   72        0.037        0.000                      0                   72        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_1   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz         194.150        0.000                      0                   72        0.355        0.000                      0                   72       13.360        0.000                       0                    43  
  clkfbout_clk_wiz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1       194.178        0.000                      0                   72        0.355        0.000                      0                   72       13.360        0.000                       0                    43  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz        194.150        0.000                      0                   72        0.037        0.000                      0                   72  
clk_out_clk_wiz    clk_out_clk_wiz_1      194.150        0.000                      0                   72        0.037        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      194.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 divide/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.333%)  route 0.228ns (49.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.589    -0.592    divide/clk_out
    SLICE_X5Y13          FDRE                                         r  divide/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  divide/counter_reg[27]/Q
                         net (fo=2, routed)           0.071    -0.380    divide/counter[27]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  divide/counter[31]_i_4/O
                         net (fo=2, routed)           0.157    -0.178    divide/counter[31]_i_4_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045    -0.133 r  divide/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.133    divide/temp_clk_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.859    -0.831    divide/clk_out
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.488    divide/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.110 r  divide/counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.110    divide/data0[1]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.090 r  divide/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.090    divide/data0[3]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.082 r  divide/counter0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.082    divide/data0[2]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.068 r  divide/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.068    divide/data0[4]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  divide/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    divide/data0[5]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  divide/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    divide/data0[7]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.006    divide/data0[6]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.006    divide/data0[8]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.407ns (68.042%)  route 0.191ns (31.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  divide/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.045    divide/counter0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  divide/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.009    divide/data0[9]
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y7       divide/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y7       divide/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y7       divide/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      194.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.178ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.178    

Slack (MET) :             194.178ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.178    

Slack (MET) :             194.178ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.178    

Slack (MET) :             194.178ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.178    

Slack (MET) :             194.210ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.210    

Slack (MET) :             194.210ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.210    

Slack (MET) :             194.210ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.210    

Slack (MET) :             194.210ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.289   198.808    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.379    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.210    

Slack (MET) :             194.310ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.289   198.807    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.378    divide/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.310    

Slack (MET) :             194.310ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.289   198.807    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.378    divide/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 divide/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.333%)  route 0.228ns (49.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.589    -0.592    divide/clk_out
    SLICE_X5Y13          FDRE                                         r  divide/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  divide/counter_reg[27]/Q
                         net (fo=2, routed)           0.071    -0.380    divide/counter[27]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  divide/counter[31]_i_4/O
                         net (fo=2, routed)           0.157    -0.178    divide/counter[31]_i_4_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045    -0.133 r  divide/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.133    divide/temp_clk_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.859    -0.831    divide/clk_out
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.488    divide/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.110 r  divide/counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.110    divide/data0[1]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.090 r  divide/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.090    divide/data0[3]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.082 r  divide/counter0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.082    divide/data0[2]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.068 r  divide/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.068    divide/data0[4]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.471    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  divide/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    divide/data0[5]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  divide/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    divide/data0[7]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.006    divide/data0[6]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.006    divide/data0[8]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.407ns (68.042%)  route 0.191ns (31.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  divide/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.045    divide/counter0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  divide/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.009    divide/data0[9]
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.105    -0.468    divide/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y10      count/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y11      count/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y11      count/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y7       divide/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y7       divide/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y13      divide/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y7       divide/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y14      divide/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      194.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz rise@200.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 divide/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.333%)  route 0.228ns (49.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.589    -0.592    divide/clk_out
    SLICE_X5Y13          FDRE                                         r  divide/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  divide/counter_reg[27]/Q
                         net (fo=2, routed)           0.071    -0.380    divide/counter[27]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  divide/counter[31]_i_4/O
                         net (fo=2, routed)           0.157    -0.178    divide/counter[31]_i_4_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045    -0.133 r  divide/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.133    divide/temp_clk_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.859    -0.831    divide/clk_out
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.171    divide/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.110 r  divide/counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.110    divide/data0[1]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.090 r  divide/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.090    divide/data0[3]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.082 r  divide/counter0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.082    divide/data0[2]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.068 r  divide/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.068    divide/data0[4]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  divide/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    divide/data0[5]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  divide/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    divide/data0[7]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.006    divide/data0[6]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.006    divide/data0[8]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.407ns (68.042%)  route 0.191ns (31.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  divide/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.045    divide/counter0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  divide/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.009    divide/data0[9]
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      194.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 divide/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.828ns (16.302%)  route 4.251ns (83.698%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.633    -0.879    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  divide/counter_reg[12]/Q
                         net (fo=2, routed)           1.786     1.363    divide/counter[12]
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     1.487 f  divide/counter[31]_i_6/O
                         net (fo=1, routed)           0.646     2.133    divide/counter[31]_i_6_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.257 f  divide/counter[31]_i_2/O
                         net (fo=2, routed)           0.937     3.194    divide/counter[31]_i_2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.883     4.201    divide/temp_clk
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.182ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.056ns (20.924%)  route 3.991ns (79.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.834     4.169    divide/temp_clk
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.516   198.521    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.577   199.097    
                         clock uncertainty           -0.318   198.780    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429   198.351    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.351    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                194.182    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[10]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 divide/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_clk_wiz_1 rise@200.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.056ns (21.352%)  route 3.890ns (78.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.634    -0.878    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  divide/counter_reg[4]/Q
                         net (fo=2, routed)           1.631     1.209    divide/counter[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.124     1.333 f  divide/counter[31]_i_7/O
                         net (fo=1, routed)           0.646     1.979    divide/counter[31]_i_7_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.150     2.129 f  divide/counter[31]_i_3/O
                         net (fo=2, routed)           0.880     3.009    divide/counter[31]_i_3_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.326     3.335 r  divide/counter[31]_i_1/O
                         net (fo=31, routed)          0.733     4.068    divide/temp_clk
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          1.515   198.520    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[11]/C
                         clock pessimism              0.577   199.096    
                         clock uncertainty           -0.318   198.779    
    SLICE_X5Y9           FDRE (Setup_fdre_C_R)       -0.429   198.350    divide/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                194.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 divide/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.333%)  route 0.228ns (49.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.589    -0.592    divide/clk_out
    SLICE_X5Y13          FDRE                                         r  divide/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  divide/counter_reg[27]/Q
                         net (fo=2, routed)           0.071    -0.380    divide/counter[27]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.335 r  divide/counter[31]_i_4/O
                         net (fo=2, routed)           0.157    -0.178    divide/counter[31]_i_4_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045    -0.133 r  divide/temp_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.133    divide/temp_clk_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.859    -0.831    divide/clk_out
    SLICE_X4Y13          FDRE                                         r  divide/temp_clk_reg/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.171    divide/temp_clk_reg
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.110 r  divide/counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.110    divide/data0[1]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.090 r  divide/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.090    divide/data0[3]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[3]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.082 r  divide/counter0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.082    divide/data0[2]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.068 r  divide/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.068    divide/data0[4]
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y7           FDRE                                         r  divide/counter_reg[4]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.318    -0.259    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105    -0.154    divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  divide/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.030    divide/data0[5]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[5]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  divide/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.019    divide/data0[7]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[7]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.006    divide/data0[6]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[6]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.404ns (67.881%)  route 0.191ns (32.119%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  divide/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.006    divide/data0[8]
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y8           FDRE                                         r  divide/counter_reg[8]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 divide/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            divide/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.407ns (68.042%)  route 0.191ns (31.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.592    -0.589    divide/clk_out
    SLICE_X4Y7           FDRE                                         r  divide/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  divide/counter_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.257    divide/counter[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.084 r  divide/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.084    divide/counter0_carry_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  divide/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.045    divide/counter0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  divide/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.009    divide/data0[9]
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  wiz/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.827    divide/clk_out
    SLICE_X5Y9           FDRE                                         r  divide/counter_reg[9]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.105    -0.151    divide/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.159    





