**Name:** GHANTASALA N.S DEEPA JAYA SRI                                                                                                                                                                                              
**Company:** CODTECH IT SOLUTIONS                                                                                                                                                                                            
**ID:** CT08TDS1607                                                                                                                                                                                                                            
**Domain:** VLSI                                                                                                                                                                                                                      
**Duration:** 5th June to 5July 2024                                                                                                                                                                                                      
**Mentor:** MUZZAMIL AHEMED                                                                                                                                                                                                                                                                                   
## **Overview of the Project**                                                                                                                                              
### **Project**: DIGITAL LOGIC DESIGN WITH VERILOG                                                                                                                                    
### *Objective*                                                                                                                                                                                                                                                                                                                         
The Objective of this project focuses on designing, implementing, and simulating basic digital logic circuits using Verilog within a VLSI (Very Large Scale Integration) software environment. The primary components to be designed include logic gates, adders, and multiplexers. The functionality of these components will be verified through simulation, and the results will be analyzed using the waveform viewer in the VLSI software.                                                          
### Key Activities                                                                                                                                                                                                                                                                                                                      
-**Design Digital Logic Circuits**: Implement basic digital logic components (logic gates, adders, multiplexers) in Verilog.                                          
-**Simulation and Verification**: Simulate the Verilog designs to ensure they function correctly.                                                                     
-**Waveform Analysis**: Use the waveform viewer to analyze simulation results and verify expected behavior.                                                                  
### Technologies Used                                                                                                                                                                                                                                                                                                                   
-**Verilog**: The Primary Programming Language for Digital Logic Design.                                                                                            
-**ModelSim**: For simulation and analysis of Verilog designs. 

### Key Insight                                                                                                                                                          
Digital Logic Circuits                                                                                                                                                                                                            
**Logic Gates**:             AND Gate,
OR Gate,
NOT Gate,
NAND Gate,
NOR Gate,
XOR Gate &
XNOR Gate.                                                                                                                                                                                                                
**Adders**:
Half Adder,
Full Adder,
Full Adder using Half Adder &
Ripple Carry Adder.                                                                                                                                                                                                                    
**Multiplexers**:
2:1 Multiplexer &
4:1 Multiplexer.                                                                                                                                                                                                                                                                                                                                                                                                                                 
**Expected Outcomes**                                                                                                                                                                                                
-Successfully designed and implemented basic digital logic circuits in Verilog.                                                                                                                                      
-Verified the functionality of each circuit through simulation and waveform analysis.                                                                                                                                
-Gained practical experience in digital circuit design and simulation using VLSI software.                                                                                                                           
-Developed skills in using Verilog HDL and analyzing simulation results with waveform viewers.                                                                                                                                            
### Conclusion                                                                                                                                                                                                        
This project provides a hands-on approach to understanding and designing fundamental digital logic circuits. By simulating and analyzing these designs, we ensure their correct functionality and gain valuable insights into digital circuit design and VLSI simulation techniques.
                                                                                                                                                                                                                                    
                                                                                                                                                                                                                                    
//The output wavefroms are attached as a docs file //                                                                                                                                                                                                                                    
