`timescale 1ns / 1ps

module mem_wb_reg(
    input clk,
    input rst,

    input reg_write_in,
    input mem_to_reg_in,
    input [31:0] mem_data_in,
    input [31:0] alu_result_in,
    input [3:0] rd_in,

    output reg reg_write_out,
    output reg mem_to_reg_out,
    output reg [31:0] mem_data_out,
    output reg [31:0] alu_result_out,
    output reg [3:0] rd_out
);

always @(posedge clk or posedge rst) begin
    if (rst) begin
        reg_write_out <= 1'b0;
        mem_to_reg_out <= 1'b0;
        mem_data_out <= 32'b0;
        alu_result_out <= 32'b0;
        rd_out <= 4'b0;
    end else begin
        reg_write_out <= reg_write_in;
        mem_to_reg_out <= mem_to_reg_in;
        mem_data_out <= mem_data_in;
        alu_result_out <= alu_result_in;
        rd_out <= rd_in;
    end
end

endmodule
