digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_1@pointer" {
"1000166" [label="(Call,assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000150" [label="(Call,__load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000119" [label="(Call,ctxt->ops->cpl(ctxt))"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000127" [label="(Call,ops->get_segment(ctxt, &old_sel, &old_desc, NULL,\n\t\t\t\t VCPU_SREG_CS))"];
"1000117" [label="(Call,cpl = ctxt->ops->cpl(ctxt))"];
"1000164" [label="(Call,rc = assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000177" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000195" [label="(Return,return rc;)"];
"1000197" [label="(Return,return rc;)"];
"1000188" [label="(Call,ops->set_segment(ctxt, old_sel, &old_desc, 0, VCPU_SREG_CS))"];
"1000173" [label="(Call,new_desc.l)"];
"1000133" [label="(Identifier,NULL)"];
"1000190" [label="(Identifier,old_sel)"];
"1000124" [label="(Identifier,ctxt)"];
"1000177" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000194" [label="(Identifier,VCPU_SREG_CS)"];
"1000156" [label="(Call,&new_desc)"];
"1000128" [label="(Identifier,ctxt)"];
"1000137" [label="(Identifier,sel)"];
"1000168" [label="(Call,ctxt->src.val)"];
"1000150" [label="(Call,__load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000134" [label="(Identifier,VCPU_SREG_CS)"];
"1000118" [label="(Identifier,cpl)"];
"1000195" [label="(Return,return rc;)"];
"1000152" [label="(Identifier,sel)"];
"1000166" [label="(Call,assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000155" [label="(Identifier,false)"];
"1000164" [label="(Call,rc = assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000119" [label="(Call,ctxt->ops->cpl(ctxt))"];
"1000159" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000198" [label="(Identifier,rc)"];
"1000120" [label="(Identifier,ctxt)"];
"1000191" [label="(Call,&old_desc)"];
"1000129" [label="(Call,&old_sel)"];
"1000127" [label="(Call,ops->get_segment(ctxt, &old_sel, &old_desc, NULL,\n\t\t\t\t VCPU_SREG_CS))"];
"1000197" [label="(Return,return rc;)"];
"1000178" [label="(Identifier,rc)"];
"1000199" [label="(MethodReturn,static int)"];
"1000117" [label="(Call,cpl = ctxt->ops->cpl(ctxt))"];
"1000189" [label="(Identifier,ctxt)"];
"1000176" [label="(ControlStructure,if (rc != X86EMUL_CONTINUE))"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000121" [label="(ControlStructure,if (ctxt->mode == X86EMUL_MODE_PROT64))"];
"1000196" [label="(Identifier,rc)"];
"1000148" [label="(Call,rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000180" [label="(Block,)"];
"1000153" [label="(Identifier,VCPU_SREG_CS)"];
"1000154" [label="(Identifier,cpl)"];
"1000188" [label="(Call,ops->set_segment(ctxt, old_sel, &old_desc, 0, VCPU_SREG_CS))"];
"1000179" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000193" [label="(Literal,0)"];
"1000131" [label="(Call,&old_desc)"];
"1000167" [label="(Identifier,ctxt)"];
"1000104" [label="(Block,)"];
"1000185" [label="(Identifier,ctxt)"];
"1000151" [label="(Identifier,ctxt)"];
"1000165" [label="(Identifier,rc)"];
"1000166" -> "1000164"  [label="AST: "];
"1000166" -> "1000173"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000173" -> "1000166"  [label="AST: "];
"1000164" -> "1000166"  [label="CFG: "];
"1000166" -> "1000199"  [label="DDG: ctxt->src.val"];
"1000166" -> "1000199"  [label="DDG: ctxt"];
"1000166" -> "1000199"  [label="DDG: new_desc.l"];
"1000166" -> "1000164"  [label="DDG: ctxt"];
"1000166" -> "1000164"  [label="DDG: ctxt->src.val"];
"1000166" -> "1000164"  [label="DDG: new_desc.l"];
"1000150" -> "1000166"  [label="DDG: ctxt"];
"1000103" -> "1000166"  [label="DDG: ctxt"];
"1000166" -> "1000188"  [label="DDG: ctxt"];
"1000150" -> "1000148"  [label="AST: "];
"1000150" -> "1000156"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000152" -> "1000150"  [label="AST: "];
"1000153" -> "1000150"  [label="AST: "];
"1000154" -> "1000150"  [label="AST: "];
"1000155" -> "1000150"  [label="AST: "];
"1000156" -> "1000150"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000150" -> "1000199"  [label="DDG: ctxt"];
"1000150" -> "1000199"  [label="DDG: cpl"];
"1000150" -> "1000199"  [label="DDG: sel"];
"1000150" -> "1000199"  [label="DDG: false"];
"1000150" -> "1000199"  [label="DDG: VCPU_SREG_CS"];
"1000150" -> "1000199"  [label="DDG: &new_desc"];
"1000150" -> "1000148"  [label="DDG: VCPU_SREG_CS"];
"1000150" -> "1000148"  [label="DDG: sel"];
"1000150" -> "1000148"  [label="DDG: false"];
"1000150" -> "1000148"  [label="DDG: ctxt"];
"1000150" -> "1000148"  [label="DDG: &new_desc"];
"1000150" -> "1000148"  [label="DDG: cpl"];
"1000119" -> "1000150"  [label="DDG: ctxt"];
"1000127" -> "1000150"  [label="DDG: ctxt"];
"1000127" -> "1000150"  [label="DDG: VCPU_SREG_CS"];
"1000103" -> "1000150"  [label="DDG: ctxt"];
"1000117" -> "1000150"  [label="DDG: cpl"];
"1000150" -> "1000188"  [label="DDG: VCPU_SREG_CS"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000119" -> "1000117"  [label="DDG: ctxt"];
"1000103" -> "1000119"  [label="DDG: ctxt"];
"1000119" -> "1000127"  [label="DDG: ctxt"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000199"  [label="DDG: ctxt"];
"1000103" -> "1000127"  [label="DDG: ctxt"];
"1000103" -> "1000188"  [label="DDG: ctxt"];
"1000127" -> "1000121"  [label="AST: "];
"1000127" -> "1000134"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000133" -> "1000127"  [label="AST: "];
"1000134" -> "1000127"  [label="AST: "];
"1000137" -> "1000127"  [label="CFG: "];
"1000127" -> "1000199"  [label="DDG: &old_desc"];
"1000127" -> "1000199"  [label="DDG: &old_sel"];
"1000127" -> "1000199"  [label="DDG: ops->get_segment(ctxt, &old_sel, &old_desc, NULL,\n\t\t\t\t VCPU_SREG_CS)"];
"1000127" -> "1000199"  [label="DDG: NULL"];
"1000127" -> "1000188"  [label="DDG: &old_desc"];
"1000117" -> "1000104"  [label="AST: "];
"1000118" -> "1000117"  [label="AST: "];
"1000124" -> "1000117"  [label="CFG: "];
"1000117" -> "1000199"  [label="DDG: ctxt->ops->cpl(ctxt)"];
"1000164" -> "1000104"  [label="AST: "];
"1000165" -> "1000164"  [label="AST: "];
"1000178" -> "1000164"  [label="CFG: "];
"1000164" -> "1000199"  [label="DDG: assign_eip_far(ctxt, ctxt->src.val, new_desc.l)"];
"1000164" -> "1000177"  [label="DDG: rc"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000185" -> "1000177"  [label="CFG: "];
"1000198" -> "1000177"  [label="CFG: "];
"1000177" -> "1000199"  [label="DDG: X86EMUL_CONTINUE"];
"1000177" -> "1000199"  [label="DDG: rc"];
"1000177" -> "1000199"  [label="DDG: rc != X86EMUL_CONTINUE"];
"1000159" -> "1000177"  [label="DDG: X86EMUL_CONTINUE"];
"1000177" -> "1000195"  [label="DDG: rc"];
"1000177" -> "1000197"  [label="DDG: rc"];
"1000195" -> "1000180"  [label="AST: "];
"1000195" -> "1000196"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000199" -> "1000195"  [label="CFG: "];
"1000195" -> "1000199"  [label="DDG: <RET>"];
"1000196" -> "1000195"  [label="DDG: rc"];
"1000197" -> "1000104"  [label="AST: "];
"1000197" -> "1000198"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="CFG: "];
"1000197" -> "1000199"  [label="DDG: <RET>"];
"1000198" -> "1000197"  [label="DDG: rc"];
"1000188" -> "1000180"  [label="AST: "];
"1000188" -> "1000194"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000191" -> "1000188"  [label="AST: "];
"1000193" -> "1000188"  [label="AST: "];
"1000194" -> "1000188"  [label="AST: "];
"1000196" -> "1000188"  [label="CFG: "];
"1000188" -> "1000199"  [label="DDG: VCPU_SREG_CS"];
"1000188" -> "1000199"  [label="DDG: old_sel"];
"1000188" -> "1000199"  [label="DDG: &old_desc"];
"1000188" -> "1000199"  [label="DDG: ops->set_segment(ctxt, old_sel, &old_desc, 0, VCPU_SREG_CS)"];
"1000188" -> "1000199"  [label="DDG: ctxt"];
}
