#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaad6fc8fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad6f920e0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaad6fc8fb0;
 .timescale 0 0;
v0xaaaad6fba240_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaad6f920e0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaad6fba240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaad6f9f810 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaad6fee860_0 .net *"_ivl_1", 3 0, L_0xaaaad6ff05b0;  1 drivers
v0xaaaad6fee960_0 .var/2s "c", 31 0;
v0xaaaad6feea40_0 .var "clock", 0 0;
v0xaaaad6feeae0_0 .var/2s "col_i", 31 0;
v0xaaaad6feeba0_0 .var "core_executing", 0 0;
v0xaaaad6feecb0_0 .var/2u "cycle_count", 63 0;
v0xaaaad6feed90_0 .net "done", 0 0, L_0xaaaad7009f50;  1 drivers
v0xaaaad6feee30_0 .var/2s "fd", 31 0;
v0xaaaad6feeef0_0 .net "mem_ack_out", 0 0, L_0xaaaad7009660;  1 drivers
v0xaaaad6fef050_0 .net "mem_busy_out", 0 0, v0xaaaad6fed670_0;  1 drivers
v0xaaaad6fef120_0 .var "pad_en", 0 0;
v0xaaaad6fef1c0_0 .var "partial_row_vec", 3 0;
v0xaaaad6fef260_0 .var "reset", 0 0;
v0xaaaad6fef300_0 .var/2s "row_i", 31 0;
v0xaaaad6fef3e0_0 .var "run", 0 0;
v0xaaaad6fef4b0_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaad6ff0790;  1 drivers
v0xaaaad6fef570_0 .var "tb_packet", 14 0;
v0xaaaad6fef770_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaad6ff0830;  1 drivers
v0xaaaad6fef830_0 .net "tb_read_en_dbg", 0 0, L_0xaaaad6ff0a00;  1 drivers
v0xaaaad6fef8f0_0 .net "tb_row_addr_dbg", 2 0, L_0xaaaad6ff06a0;  1 drivers
v0xaaaad6fef9d0_0 .net "tb_staging_dbg", 0 0, L_0xaaaad6ff0b10;  1 drivers
v0xaaaad6fefa90_0 .net "tb_write_en_dbg", 0 0, L_0xaaaad6ff0930;  1 drivers
v0xaaaad6fefb50_0 .net/2s "updates", 31 0, v0xaaaad6fee0a0_0;  1 drivers
L_0xaaaad6ff05b0 .part v0xaaaad6fef570_0, 11, 4;
L_0xaaaad6ff06a0 .part L_0xaaaad6ff05b0, 0, 3;
L_0xaaaad6ff0790 .part v0xaaaad6fef570_0, 3, 4;
L_0xaaaad6ff0830 .part v0xaaaad6fef570_0, 7, 4;
L_0xaaaad6ff0930 .part v0xaaaad6fef570_0, 2, 1;
L_0xaaaad6ff0a00 .part v0xaaaad6fef570_0, 1, 1;
L_0xaaaad6ff0b10 .part v0xaaaad6fef570_0, 0, 1;
S_0xaaaad6f6ba30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 134, 4 134 0, S_0xaaaad6f9f810;
 .timescale 0 0;
v0xaaaad6f7e170_0 .var/2s "i", 31 0;
S_0xaaaad6fb72b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 135, 4 135 0, S_0xaaaad6f9f810;
 .timescale 0 0;
v0xaaaad6f7e420_0 .var/2s "i", 31 0;
S_0xaaaad6fdb690 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 150, 4 150 0, S_0xaaaad6f9f810;
 .timescale 0 0;
v0xaaaad6f854e0_0 .var/2s "i", 31 0;
S_0xaaaad6fdb8b0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 151, 4 151 0, S_0xaaaad6f9f810;
 .timescale 0 0;
v0xaaaad6f919b0_0 .var/2s "i", 31 0;
S_0xaaaad6fdbaf0 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaad6f9f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
v0xaaaad6fec9e0_0 .net *"_ivl_0", 3 0, L_0xaaaad7000cb0;  1 drivers
v0xaaaad6fecac0_0 .net *"_ivl_22", 3 0, L_0xaaaad7004cc0;  1 drivers
v0xaaaad6fecba0_0 .net *"_ivl_28", 0 0, L_0xaaaad7005280;  1 drivers
L_0xffff868a0be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fecc90_0 .net/2u *"_ivl_48", 1 0, L_0xffff868a0be8;  1 drivers
v0xaaaad6fecd70_0 .net *"_ivl_59", 0 0, L_0xaaaad7009c70;  1 drivers
v0xaaaad6fecea0_0 .net *"_ivl_6", 0 0, L_0xaaaad7001130;  1 drivers
v0xaaaad6fecf80_0 .net "ack", 1 0, L_0xaaaad7009260;  1 drivers
v0xaaaad6fed060 .array "bank_partial_vec_out", 0 1;
v0xaaaad6fed060_0 .net v0xaaaad6fed060 0, 3 0, L_0xaaaad7004c20; 1 drivers
v0xaaaad6fed060_1 .net v0xaaaad6fed060 1, 3 0, L_0xaaaad7009470; 1 drivers
v0xaaaad6fed180_0 .net "clock", 0 0, v0xaaaad6feea40_0;  1 drivers
v0xaaaad6fed220_0 .net "done_out", 0 0, L_0xaaaad7009f50;  alias, 1 drivers
v0xaaaad6fed2e0 .array "mach_col_addr", 0 1;
v0xaaaad6fed2e0_0 .net v0xaaaad6fed2e0 0, 3 0, v0xaaaad6fe09f0_0; 1 drivers
v0xaaaad6fed2e0_1 .net v0xaaaad6fed2e0 1, 3 0, v0xaaaad6fe9010_0; 1 drivers
v0xaaaad6fed3f0_0 .net "mach_done", 1 0, L_0xaaaad7007a40;  1 drivers
v0xaaaad6fed490 .array "mach_row_addr", 0 1;
v0xaaaad6fed490_0 .net v0xaaaad6fed490 0, 2 0, L_0xaaaad7003110; 1 drivers
v0xaaaad6fed490_1 .net v0xaaaad6fed490 1, 2 0, L_0xaaaad7007630; 1 drivers
v0xaaaad6fed5d0_0 .net "mem_ack_out", 0 0, L_0xaaaad7009660;  alias, 1 drivers
v0xaaaad6fed670_0 .var "mem_busy_out", 0 0;
v0xaaaad6fed710_0 .net "pad_en", 0 0, v0xaaaad6fef120_0;  1 drivers
v0xaaaad6fed7b0_0 .net "reset", 0 0, v0xaaaad6fef260_0;  1 drivers
v0xaaaad6fed960_0 .net "run_in", 0 0, v0xaaaad6fef3e0_0;  1 drivers
v0xaaaad6feda20_0 .var "sync", 1 0;
v0xaaaad6fedb00_0 .net "sync_ack", 1 0, L_0xaaaad7007c20;  1 drivers
v0xaaaad6fedbe0_0 .net "sync_end", 0 0, L_0xaaaad7009d60;  1 drivers
v0xaaaad6fedca0_0 .net "sync_init", 0 0, L_0xaaaad70095c0;  1 drivers
v0xaaaad6fedd40_0 .net "sync_last_row_req", 1 0, L_0xaaaad7007b80;  1 drivers
v0xaaaad6fede20_0 .net "tb_packet_in", 14 0, v0xaaaad6fef570_0;  1 drivers
v0xaaaad6fedf00_0 .net "tb_packet_row_addr_dbg", 3 0, L_0xaaaad7009830;  1 drivers
v0xaaaad6fedfe0_0 .net "tb_packet_write_en_dbg", 0 0, L_0xaaaad7009ae0;  1 drivers
v0xaaaad6fee0a0_0 .var/2s "updates_out", 31 0;
L_0xaaaad7000cb0 .functor MUXZ 4, L_0xaaaad7004ae0, L_0xaaaad7009470, L_0xaaaad7009d60, C4<>;
L_0xffff868a00a8 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7000db0 .functor MUXZ 4, L_0xaaaad7000cb0, L_0xffff868a00a8, L_0xaaaad70095c0, C4<>;
L_0xaaaad7000f40 .part L_0xaaaad7009260, 1, 1;
L_0xaaaad7000fe0 .part L_0xaaaad7009260, 0, 1;
L_0xaaaad7001130 .functor MUXZ 1, L_0xaaaad7000fe0, L_0xaaaad7000f40, L_0xaaaad7009d60, C4<>;
L_0xffff868a00f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0xaaaad70012c0 .functor MUXZ 1, L_0xaaaad7001130, L_0xffff868a00f0, L_0xaaaad70095c0, C4<>;
L_0xaaaad7003340 .part v0xaaaad6fef570_0, 0, 1;
L_0xaaaad7003630 .part v0xaaaad6fef570_0, 0, 1;
L_0xaaaad7003720 .part v0xaaaad6fef570_0, 11, 4;
L_0xaaaad7003a40 .part v0xaaaad6fef570_0, 11, 4;
L_0xffff868a0690 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7004cc0 .functor MUXZ 4, L_0xaaaad7009120, L_0xffff868a0690, L_0xaaaad7009d60, C4<>;
L_0xaaaad7004db0 .functor MUXZ 4, L_0xaaaad7004cc0, L_0xaaaad7004c20, L_0xaaaad70095c0, C4<>;
L_0xaaaad70050c0 .part L_0xaaaad7009260, 0, 1;
L_0xaaaad7005160 .part L_0xaaaad7009260, 1, 1;
L_0xffff868a06d8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7005280 .functor MUXZ 1, L_0xaaaad7005160, L_0xffff868a06d8, L_0xaaaad7009d60, C4<>;
L_0xaaaad70053b0 .functor MUXZ 1, L_0xaaaad7005280, L_0xaaaad70050c0, L_0xaaaad70095c0, C4<>;
L_0xaaaad7007860 .part v0xaaaad6fef570_0, 0, 1;
L_0xaaaad7007a40 .concat8 [ 1 1 0 0], L_0xaaaad6fae3f0, L_0xaaaad7004e50;
L_0xaaaad7007b80 .concat8 [ 1 1 0 0], v0xaaaad6fe22b0_0, v0xaaaad6feaae0_0;
L_0xaaaad7007c20 .concat8 [ 1 1 0 0], L_0xaaaad6f853c0, L_0xaaaad7006080;
L_0xaaaad7007ae0 .part v0xaaaad6fef570_0, 0, 1;
L_0xaaaad7007d70 .part v0xaaaad6fef570_0, 11, 4;
L_0xaaaad7008150 .part v0xaaaad6fef570_0, 11, 4;
L_0xaaaad7009260 .concat8 [ 1 1 0 0], L_0xaaaad70047b0, L_0xaaaad7008e30;
L_0xaaaad70095c0 .cmp/ne 2, v0xaaaad6feda20_0, L_0xffff868a0be8;
L_0xaaaad7009660 .reduce/or L_0xaaaad7009260;
L_0xaaaad7009830 .part v0xaaaad6fef570_0, 11, 4;
L_0xaaaad7009ae0 .part v0xaaaad6fef570_0, 2, 1;
L_0xaaaad7009c70 .part L_0xaaaad7007b80, 0, 1;
L_0xaaaad7009d60 .reduce/and L_0xaaaad7009c70;
L_0xaaaad7009f50 .reduce/and L_0xaaaad7007a40;
S_0xaaaad6fdbe50 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 35, 5 35 0, S_0xaaaad6fdbaf0;
 .timescale 0 0;
P_0xaaaad6fdc070 .param/l "end_row" 1 5 44, +C4<00000000000000000000000000000100>;
P_0xaaaad6fdc0b0 .param/l "mach_i" 0 5 35, +C4<00>;
P_0xaaaad6fdc0f0 .param/l "start_row" 1 5 43, C4<00000000000000000000000000000000>;
L_0xaaaad70028b0 .functor AND 1, L_0xaaaad70034f0, L_0xaaaad70012c0, C4<1>, C4<1>;
L_0xaaaad7003e80 .functor AND 1, L_0xaaaad7003900, L_0xaaaad7003d40, C4<1>, C4<1>;
L_0xaaaad7003f90 .functor AND 1, L_0xaaaad7003630, L_0xaaaad7003e80, C4<1>, C4<1>;
L_0xaaaad7004c20 .functor BUFZ 4, L_0xaaaad7004ae0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad6fe27d0_0 .net *"_ivl_10", 0 0, L_0xaaaad7000fe0;  1 drivers
v0xaaaad6fe28d0_0 .net *"_ivl_11", 0 0, L_0xaaaad7003340;  1 drivers
v0xaaaad6fe29b0_0 .net *"_ivl_13", 0 0, L_0xaaaad70034f0;  1 drivers
v0xaaaad6fe2a50_0 .net *"_ivl_18", 0 0, L_0xaaaad7003630;  1 drivers
L_0xffff868a0408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe2b30_0 .net/2u *"_ivl_19", 31 0, L_0xffff868a0408;  1 drivers
v0xaaaad6fe2c60_0 .net *"_ivl_21", 3 0, L_0xaaaad7003720;  1 drivers
v0xaaaad6fe2d40_0 .net *"_ivl_22", 31 0, L_0xaaaad70037c0;  1 drivers
L_0xffff868a0450 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe2e20_0 .net *"_ivl_25", 27 0, L_0xffff868a0450;  1 drivers
v0xaaaad6fe2f00_0 .net *"_ivl_26", 0 0, L_0xaaaad7003900;  1 drivers
v0xaaaad6fe2fc0_0 .net *"_ivl_28", 3 0, L_0xaaaad7003a40;  1 drivers
v0xaaaad6fe30a0_0 .net *"_ivl_29", 31 0, L_0xaaaad7003b40;  1 drivers
L_0xffff868a0498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe3180_0 .net *"_ivl_32", 27 0, L_0xffff868a0498;  1 drivers
L_0xffff868a04e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe3260_0 .net/2u *"_ivl_33", 31 0, L_0xffff868a04e0;  1 drivers
v0xaaaad6fe3340_0 .net *"_ivl_35", 0 0, L_0xaaaad7003d40;  1 drivers
v0xaaaad6fe3400_0 .net *"_ivl_38", 0 0, L_0xaaaad7003e80;  1 drivers
v0xaaaad6fe34c0_0 .net *"_ivl_4", 3 0, L_0xffff868a00a8;  1 drivers
v0xaaaad6fe35a0_0 .net *"_ivl_7", 0 0, L_0xffff868a00f0;  1 drivers
v0xaaaad6fe3680_0 .net *"_ivl_9", 0 0, L_0xaaaad7000f40;  1 drivers
v0xaaaad6fe3760_0 .var "col_addr_in", 3 0;
L_0xffff868a0060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe3820_0 .net/2s "end_row_dbg", 31 0, L_0xffff868a0060;  1 drivers
v0xaaaad6fe38e0_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaad7004ae0;  1 drivers
v0xaaaad6fe39d0_0 .net "local_read_en", 0 0, L_0xaaaad70019b0;  1 drivers
v0xaaaad6fe3aa0_0 .net "mach_ack_in", 0 0, L_0xaaaad70012c0;  1 drivers
v0xaaaad6fe3b40_0 .net "mach_partial_vec_in", 3 0, L_0xaaaad7000db0;  1 drivers
v0xaaaad6fe3c10_0 .net "mach_partial_vec_out", 3 0, L_0xaaaad7002810;  1 drivers
v0xaaaad6fe3ce0_0 .net "mach_write_en", 0 0, L_0xaaaad7002470;  1 drivers
v0xaaaad6fe3db0_0 .var "partial_vec_in", 3 0;
v0xaaaad6fe3e80_0 .var "read_en", 0 0;
v0xaaaad6fe3f50_0 .var "row_addr_in", 2 0;
L_0xffff868a0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe3ff0_0 .net/2s "start_row_dbg", 31 0, L_0xffff868a0018;  1 drivers
v0xaaaad6fe4090_0 .net "tb_packet_in_range", 0 0, L_0xaaaad7003f90;  1 drivers
v0xaaaad6fe4150_0 .var "write_en", 0 0;
E_0xaaaad6efbc40/0 .event edge, v0xaaaad6fede20_0, v0xaaaad6fede20_0, v0xaaaad6fede20_0, v0xaaaad6fede20_0;
E_0xaaaad6efbc40/1 .event edge, v0xaaaad6fede20_0, v0xaaaad6fe4090_0, v0xaaaad6fede20_0, v0xaaaad6fe1330_0;
E_0xaaaad6efbc40/2 .event edge, v0xaaaad6fe21f0_0, v0xaaaad6fedbe0_0, v0xaaaad6fe1c50_0, v0xaaaad6fe9010_0;
E_0xaaaad6efbc40/3 .event edge, v0xaaaad6fe09f0_0, v0xaaaad6fe1650_0, v0xaaaad6fe2510_0;
E_0xaaaad6efbc40 .event/or E_0xaaaad6efbc40/0, E_0xaaaad6efbc40/1, E_0xaaaad6efbc40/2, E_0xaaaad6efbc40/3;
L_0xaaaad70034f0 .reduce/nor L_0xaaaad7003340;
L_0xaaaad70037c0 .concat [ 4 28 0 0], L_0xaaaad7003720, L_0xffff868a0450;
L_0xaaaad7003900 .cmp/ge 32, L_0xaaaad70037c0, L_0xffff868a0408;
L_0xaaaad7003b40 .concat [ 4 28 0 0], L_0xaaaad7003a40, L_0xffff868a0498;
L_0xaaaad7003d40 .cmp/ge 32, L_0xffff868a04e0, L_0xaaaad7003b40;
S_0xaaaad6fdc2f0 .scope module, "bank" "mem" 5 92, 6 5 0, S_0xaaaad6fdbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 3 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaad6ece6b0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaad7004140 .functor AND 1, v0xaaaad6fde020_0, L_0xaaaad70040a0, C4<1>, C4<1>;
L_0xaaaad7004200 .functor OR 1, v0xaaaad6fe3e80_0, v0xaaaad6fe4150_0, C4<0>, C4<0>;
L_0xaaaad7004400 .functor AND 1, L_0xaaaad7004200, L_0xaaaad7004310, C4<1>, C4<1>;
L_0xaaaad7004650 .functor OR 1, L_0xaaaad7004400, L_0xaaaad7004510, C4<0>, C4<0>;
L_0xaaaad7004740 .functor AND 1, L_0xaaaad7004140, v0xaaaad6fe3e80_0, C4<1>, C4<1>;
L_0xaaaad70047b0 .functor OR 1, L_0xaaaad7004740, L_0xaaaad7004510, C4<0>, C4<0>;
L_0xffff868a05b8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaad70049d0 .functor AND 32, L_0xaaaad70048b0, L_0xffff868a05b8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaad6fdd090_0 .net *"_ivl_0", 0 0, L_0xaaaad70040a0;  1 drivers
L_0xffff868a0528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdd170_0 .net/2u *"_ivl_10", 1 0, L_0xffff868a0528;  1 drivers
v0xaaaad6fdd250_0 .net *"_ivl_17", 0 0, L_0xaaaad7004740;  1 drivers
v0xaaaad6fdd2f0_0 .net *"_ivl_20", 31 0, L_0xaaaad70048b0;  1 drivers
L_0xffff868a0570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdd3d0_0 .net *"_ivl_23", 27 0, L_0xffff868a0570;  1 drivers
v0xaaaad6fdd500_0 .net/2u *"_ivl_24", 31 0, L_0xffff868a05b8;  1 drivers
v0xaaaad6fdd5e0_0 .net *"_ivl_26", 31 0, L_0xaaaad70049d0;  1 drivers
v0xaaaad6fdd6c0_0 .net *"_ivl_5", 0 0, L_0xaaaad7004200;  1 drivers
v0xaaaad6fdd780_0 .net *"_ivl_7", 0 0, L_0xaaaad7004310;  1 drivers
v0xaaaad6fdd840_0 .net "ack_out", 0 0, L_0xaaaad70047b0;  1 drivers
v0xaaaad6fdd900_0 .net "addr_saved", 0 0, L_0xaaaad7004140;  1 drivers
v0xaaaad6fdd9c0_0 .net "bank_read_data", 11 0, v0xaaaad6fdcd00_0;  1 drivers
v0xaaaad6fdda80_0 .var "bank_vec_addr_saved", 2 0;
v0xaaaad6fddb40_0 .var "bank_vec_stable", 11 0;
v0xaaaad6fddc30_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fddd00_0 .net "col_addr_in", 3 0, v0xaaaad6fe3760_0;  1 drivers
v0xaaaad6fddda0_0 .var "dirty_list", 4 0;
v0xaaaad6fdde80_0 .net "fetch_en", 0 0, L_0xaaaad7004400;  1 drivers
v0xaaaad6fddf40_0 .var "fetch_state", 1 0;
v0xaaaad6fde020_0 .var "mem_init", 0 0;
v0xaaaad6fde0e0_0 .var "next_fetch_state", 1 0;
v0xaaaad6fde1c0_0 .net "pad_en", 0 0, v0xaaaad6fef120_0;  alias, 1 drivers
v0xaaaad6fde280_0 .net "partial_vec_in", 3 0, v0xaaaad6fe3db0_0;  1 drivers
v0xaaaad6fde360_0 .net "partial_vec_out", 3 0, L_0xaaaad7004ae0;  alias, 1 drivers
v0xaaaad6fde440_0 .net "read_en", 0 0, v0xaaaad6fe3e80_0;  1 drivers
v0xaaaad6fde500_0 .net "reset", 0 0, v0xaaaad6fef260_0;  alias, 1 drivers
v0xaaaad6fde5c0_0 .net "row_addr_in", 2 0, v0xaaaad6fe3f50_0;  1 drivers
v0xaaaad6fde6b0_0 .net "write_en", 0 0, v0xaaaad6fe4150_0;  1 drivers
v0xaaaad6fde750_0 .net "writeback_commit", 0 0, L_0xaaaad7004510;  1 drivers
E_0xaaaad6ecb0b0 .event edge, v0xaaaad6fddf40_0, v0xaaaad6fdde80_0, v0xaaaad6fdd900_0, v0xaaaad6fde6b0_0;
L_0xaaaad70040a0 .cmp/eq 3, v0xaaaad6fe3f50_0, v0xaaaad6fdda80_0;
L_0xaaaad7004310 .reduce/nor L_0xaaaad7004140;
L_0xaaaad7004510 .cmp/eq 2, v0xaaaad6fddf40_0, L_0xffff868a0528;
L_0xaaaad70048b0 .concat [ 4 28 0 0], v0xaaaad6fe3760_0, L_0xffff868a0570;
L_0xaaaad7004ae0 .part/v v0xaaaad6fddb40_0, L_0xaaaad70049d0, 4;
S_0xaaaad6fdc660 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaad6fdc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaad6f38fb0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000011>;
P_0xaaaad6f38ff0 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000101>;
v0xaaaad6fdc9e0_0 .net "addr", 2 0, v0xaaaad6fe3f50_0;  alias, 1 drivers
v0xaaaad6fdcae0_0 .net "bank_en", 0 0, L_0xaaaad7004650;  1 drivers
v0xaaaad6fdcba0_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fdcc40 .array "mem", 0 4, 11 0;
v0xaaaad6fdcd00_0 .var "read_data", 11 0;
v0xaaaad6fdce30_0 .net "write_data", 11 0, v0xaaaad6fddb40_0;  1 drivers
v0xaaaad6fdcf10_0 .net "write_en", 0 0, L_0xaaaad7004510;  alias, 1 drivers
E_0xaaaad6fca640 .event posedge, v0xaaaad6fdcba0_0;
S_0xaaaad6fde9a0 .scope module, "mach" "freemachine" 5 57, 8 1 0, S_0xaaaad6fdbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_init_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_last_row_req_out";
    .port_info 12 /OUTPUT 1 "sync_ack_out";
    .port_info 13 /OUTPUT 3 "row_addr_out";
    .port_info 14 /OUTPUT 4 "col_addr_out";
    .port_info 15 /OUTPUT 4 "partial_vec_out";
P_0xaaaad6fdeb50 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000000100>;
P_0xaaaad6fdeb90 .param/l "log2_mod" 1 8 17, +C4<00000000000000000000000000000010>;
P_0xaaaad6fdebd0 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000000>;
L_0xaaaad6fae3f0 .functor AND 1, v0xaaaad6fe0d50_0, L_0xaaaad7001480, C4<1>, C4<1>;
v0xaaaad6fe1710_0 .array/port v0xaaaad6fe1710, 0;
L_0xaaaad6fba120 .functor BUFZ 12, v0xaaaad6fe1710_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad6fe1710_1 .array/port v0xaaaad6fe1710, 1;
L_0xaaaad6fb5120 .functor BUFZ 12, v0xaaaad6fe1710_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad6fe1710_2 .array/port v0xaaaad6fe1710, 2;
L_0xaaaad6f7e050 .functor BUFZ 12, v0xaaaad6fe1710_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaad6f811a0 .functor OR 1, L_0xaaaad7002470, L_0xaaaad6fae3f0, C4<0>, C4<0>;
L_0xaaaad6f853c0 .functor AND 1, L_0xaaaad70095c0, L_0xaaaad7001cf0, C4<1>, C4<1>;
L_0xaaaad6f91890 .functor XOR 1, v0xaaaad6fe1410_0, L_0xaaaad70095c0, C4<0>, C4<0>;
L_0xaaaad7001ee0 .functor AND 1, L_0xaaaad70095c0, L_0xaaaad6f91890, C4<1>, C4<1>;
L_0xaaaad7001ff0 .functor OR 1, L_0xaaaad7002470, L_0xaaaad6f853c0, C4<0>, C4<0>;
L_0xaaaad7002300 .functor XOR 1, L_0xaaaad70020f0, L_0xaaaad7002190, C4<0>, C4<0>;
L_0xffff868a02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7002470 .functor AND 1, L_0xaaaad7002300, L_0xffff868a02a0, C4<1>, C4<1>;
v0xaaaad6fdefa0_0 .net *"_ivl_1", 0 0, L_0xaaaad7001480;  1 drivers
v0xaaaad6fdf080_0 .net *"_ivl_13", 33 0, L_0xaaaad7001650;  1 drivers
L_0xffff868a0138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdf160_0 .net *"_ivl_16", 30 0, L_0xffff868a0138;  1 drivers
L_0xffff868a0180 .functor BUFT 1, C4<0000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdf250_0 .net/2u *"_ivl_17", 33 0, L_0xffff868a0180;  1 drivers
v0xaaaad6fdf330_0 .net *"_ivl_22", 0 0, L_0xaaaad6f811a0;  1 drivers
L_0xffff868a01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdf440_0 .net/2u *"_ivl_23", 0 0, L_0xffff868a01c8;  1 drivers
v0xaaaad6fdf520_0 .net *"_ivl_27", 31 0, L_0xaaaad7001b70;  1 drivers
L_0xffff868a0210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdf600_0 .net *"_ivl_30", 29 0, L_0xffff868a0210;  1 drivers
L_0xffff868a0258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdf6e0_0 .net/2u *"_ivl_31", 31 0, L_0xffff868a0258;  1 drivers
v0xaaaad6fdf7c0_0 .net *"_ivl_33", 0 0, L_0xaaaad7001cf0;  1 drivers
v0xaaaad6fdf880_0 .net *"_ivl_37", 0 0, L_0xaaaad6f91890;  1 drivers
v0xaaaad6fdf940_0 .net *"_ivl_44", 0 0, L_0xaaaad70020f0;  1 drivers
v0xaaaad6fdfa20_0 .net *"_ivl_46", 0 0, L_0xaaaad7002190;  1 drivers
v0xaaaad6fdfb00_0 .net *"_ivl_47", 0 0, L_0xaaaad7002300;  1 drivers
v0xaaaad6fdfbc0_0 .net/2u *"_ivl_49", 0 0, L_0xffff868a02a0;  1 drivers
L_0xffff868a02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fdfca0_0 .net/2u *"_ivl_53", 31 0, L_0xffff868a02e8;  1 drivers
v0xaaaad6fdfd80_0 .net *"_ivl_55", 0 0, L_0xaaaad7002530;  1 drivers
v0xaaaad6fdff50_0 .net *"_ivl_59", 3 0, L_0xaaaad7002620;  1 drivers
v0xaaaad6fe0030_0 .net *"_ivl_62", 3 0, L_0xaaaad7002770;  1 drivers
v0xaaaad6fe0110_0 .net *"_ivl_66", 0 0, L_0xaaaad7002a60;  1 drivers
L_0xffff868a0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe01d0_0 .net/2u *"_ivl_67", 31 0, L_0xffff868a0330;  1 drivers
v0xaaaad6fe02b0_0 .net *"_ivl_69", 0 0, L_0xaaaad7002b00;  1 drivers
L_0xffff868a0378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe0370_0 .net/2u *"_ivl_71", 2 0, L_0xffff868a0378;  1 drivers
v0xaaaad6fe0450_0 .net *"_ivl_73", 2 0, L_0xaaaad7002cc0;  1 drivers
L_0xffff868a03c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe0530_0 .net/2u *"_ivl_75", 2 0, L_0xffff868a03c0;  1 drivers
v0xaaaad6fe0610_0 .net *"_ivl_77", 2 0, L_0xaaaad7002e00;  1 drivers
v0xaaaad6fe06f0_0 .net *"_ivl_79", 2 0, L_0xaaaad7002f80;  1 drivers
v0xaaaad6fe07d0_0 .net "ack_in", 0 0, L_0xaaaad70028b0;  1 drivers
v0xaaaad6fe0890_0 .var "changed_out", 0 0;
v0xaaaad6fe0950_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fe09f0_0 .var "col_addr_out", 3 0;
v0xaaaad6fe0ad0_0 .var/2s "col_i", 31 0;
v0xaaaad6fe0bb0_0 .var "degree", 3 0;
v0xaaaad6fe0c90_0 .net "done_out", 0 0, L_0xaaaad6fae3f0;  1 drivers
v0xaaaad6fe0d50_0 .var "done_out_buf", 0 0;
v0xaaaad6fe0e10_0 .var "insert_reg", 1 0;
v0xaaaad6fe0ef0_0 .net "next_last_row", 0 0, L_0xaaaad7001820;  1 drivers
v0xaaaad6fe0fb0_0 .var "next_regs_0", 11 0;
v0xaaaad6fe1090_0 .var "next_regs_1", 11 0;
v0xaaaad6fe1170_0 .var "next_regs_2", 11 0;
v0xaaaad6fe1250_0 .net "partial_vec_in", 3 0, L_0xaaaad7000db0;  alias, 1 drivers
v0xaaaad6fe1330_0 .net "partial_vec_out", 3 0, L_0xaaaad7002810;  alias, 1 drivers
v0xaaaad6fe1410_0 .var "prev_sync", 0 0;
v0xaaaad6fe14d0_0 .var "prune", 0 0;
v0xaaaad6fe1590_0 .var "read_en_buf", 0 0;
v0xaaaad6fe1650_0 .net "read_en_out", 0 0, L_0xaaaad70019b0;  alias, 1 drivers
v0xaaaad6fe1710 .array "regs", 0 2, 11 0;
v0xaaaad6fe1850_0 .net "regs_dbg_0", 11 0, L_0xaaaad6fba120;  1 drivers
v0xaaaad6fe1930_0 .net "regs_dbg_1", 11 0, L_0xaaaad6fb5120;  1 drivers
v0xaaaad6fe1a10_0 .net "regs_dbg_2", 11 0, L_0xaaaad6f7e050;  1 drivers
v0xaaaad6fe1af0_0 .var "regs_valid", 0 0;
v0xaaaad6fe1bb0_0 .net "reset", 0 0, v0xaaaad6fef260_0;  alias, 1 drivers
v0xaaaad6fe1c50_0 .net "row_addr_out", 2 0, L_0xaaaad7003110;  alias, 1 drivers
v0xaaaad6fe1d10_0 .var "row_addr_out_buf", 2 0;
v0xaaaad6fe1df0_0 .var/2s "row_i", 31 0;
o0xffff868ea428 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad6fe1ed0_0 .net "run", 0 0, o0xffff868ea428;  0 drivers
v0xaaaad6fe1f90_0 .net "stall", 0 0, L_0xaaaad7001ff0;  1 drivers
v0xaaaad6fe2050_0 .var "store_parity", 1 0;
v0xaaaad6fe2130_0 .net "sync_ack_out", 0 0, L_0xaaaad6f853c0;  1 drivers
v0xaaaad6fe21f0_0 .net "sync_init_in", 0 0, L_0xaaaad70095c0;  alias, 1 drivers
v0xaaaad6fe22b0_0 .var "sync_last_row_req_out", 0 0;
v0xaaaad6fe2370_0 .net "sync_valid", 0 0, L_0xaaaad7001ee0;  1 drivers
v0xaaaad6fe2430_0 .var/2s "updates_out", 31 0;
v0xaaaad6fe2510_0 .net "write_en_out", 0 0, L_0xaaaad7002470;  alias, 1 drivers
E_0xaaaad6fca600/0 .event edge, v0xaaaad6fe1710_0, v0xaaaad6fe1710_0, v0xaaaad6fe1710_0, v0xaaaad6fe1710_1;
E_0xaaaad6fca600/1 .event edge, v0xaaaad6fe1710_1, v0xaaaad6fe1710_2, v0xaaaad6fe1710_2, v0xaaaad6fe1710_2;
E_0xaaaad6fca600/2 .event edge, v0xaaaad6fe1710_1, v0xaaaad6fe1710_0, v0xaaaad6fe1710_1, v0xaaaad6fe1710_2;
E_0xaaaad6fca600/3 .event edge, v0xaaaad6fe0ad0_0;
E_0xaaaad6fca600 .event/or E_0xaaaad6fca600/0, E_0xaaaad6fca600/1, E_0xaaaad6fca600/2, E_0xaaaad6fca600/3;
L_0xaaaad7001480 .reduce/nor L_0xaaaad7002470;
L_0xaaaad7001650 .concat [ 3 31 0 0], v0xaaaad6fe1d10_0, L_0xffff868a0138;
L_0xaaaad7001820 .cmp/eq 34, L_0xaaaad7001650, L_0xffff868a0180;
L_0xaaaad70019b0 .functor MUXZ 1, v0xaaaad6fe1590_0, L_0xffff868a01c8, L_0xaaaad6f811a0, C4<>;
L_0xaaaad7001b70 .concat [ 2 30 0 0], v0xaaaad6fe0e10_0, L_0xffff868a0210;
L_0xaaaad7001cf0 .cmp/eq 32, L_0xaaaad7001b70, L_0xffff868a0258;
L_0xaaaad70020f0 .part v0xaaaad6fe2050_0, 0, 1;
L_0xaaaad7002190 .part v0xaaaad6fe2050_0, 1, 1;
L_0xaaaad7002530 .cmp/eq 32, v0xaaaad6fe0ad0_0, L_0xffff868a02e8;
L_0xaaaad7002620 .part v0xaaaad6fe1710_0, 8, 4;
L_0xaaaad7002770 .part v0xaaaad6fe1710_1, 8, 4;
L_0xaaaad7002810 .functor MUXZ 4, L_0xaaaad7002770, L_0xaaaad7002620, L_0xaaaad7002530, C4<>;
L_0xaaaad7002a60 .reduce/nor L_0xaaaad7002470;
L_0xaaaad7002b00 .cmp/eq 32, v0xaaaad6fe0ad0_0, L_0xffff868a0330;
L_0xaaaad7002cc0 .arith/sub 3, v0xaaaad6fe1d10_0, L_0xffff868a0378;
L_0xaaaad7002e00 .arith/sub 3, v0xaaaad6fe1d10_0, L_0xffff868a03c0;
L_0xaaaad7002f80 .functor MUXZ 3, L_0xaaaad7002e00, L_0xaaaad7002cc0, L_0xaaaad7002b00, C4<>;
L_0xaaaad7003110 .functor MUXZ 3, L_0xaaaad7002f80, v0xaaaad6fe1d10_0, L_0xaaaad7002a60, C4<>;
S_0xaaaad6fe41f0 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 35, 5 35 0, S_0xaaaad6fdbaf0;
 .timescale 0 0;
P_0xaaaad6fe43f0 .param/l "end_row" 1 5 44, +C4<00000000000000000000000000001001>;
P_0xaaaad6fe4430 .param/l "mach_i" 0 5 35, +C4<01>;
P_0xaaaad6fe4470 .param/l "start_row" 1 5 43, C4<00000000000000000000000000000101>;
L_0xaaaad7006bc0 .functor AND 1, L_0xaaaad7007900, L_0xaaaad70053b0, C4<1>, C4<1>;
L_0xaaaad70084d0 .functor AND 1, L_0xaaaad7008010, L_0xaaaad7008360, C4<1>, C4<1>;
L_0xaaaad70085e0 .functor AND 1, L_0xaaaad7007ae0, L_0xaaaad70084d0, C4<1>, C4<1>;
L_0xaaaad7009470 .functor BUFZ 4, L_0xaaaad7009120, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad6feafe0_0 .net *"_ivl_10", 0 0, L_0xaaaad7005160;  1 drivers
v0xaaaad6feb0e0_0 .net *"_ivl_11", 0 0, L_0xaaaad7007860;  1 drivers
v0xaaaad6feb1c0_0 .net *"_ivl_13", 0 0, L_0xaaaad7007900;  1 drivers
v0xaaaad6feb290_0 .net *"_ivl_18", 0 0, L_0xaaaad7007ae0;  1 drivers
L_0xffff868a09f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaad6feb370_0 .net/2u *"_ivl_19", 31 0, L_0xffff868a09f0;  1 drivers
v0xaaaad6feb450_0 .net *"_ivl_21", 3 0, L_0xaaaad7007d70;  1 drivers
v0xaaaad6feb530_0 .net *"_ivl_22", 31 0, L_0xaaaad7007ed0;  1 drivers
L_0xffff868a0a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6feb610_0 .net *"_ivl_25", 27 0, L_0xffff868a0a38;  1 drivers
v0xaaaad6feb6f0_0 .net *"_ivl_26", 0 0, L_0xaaaad7008010;  1 drivers
v0xaaaad6feb7b0_0 .net *"_ivl_28", 3 0, L_0xaaaad7008150;  1 drivers
v0xaaaad6feb890_0 .net *"_ivl_29", 31 0, L_0xaaaad70081f0;  1 drivers
L_0xffff868a0a80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6feb970_0 .net *"_ivl_32", 27 0, L_0xffff868a0a80;  1 drivers
L_0xffff868a0ac8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6feba50_0 .net/2u *"_ivl_33", 31 0, L_0xffff868a0ac8;  1 drivers
v0xaaaad6febb30_0 .net *"_ivl_35", 0 0, L_0xaaaad7008360;  1 drivers
v0xaaaad6febbf0_0 .net *"_ivl_38", 0 0, L_0xaaaad70084d0;  1 drivers
v0xaaaad6febcb0_0 .net *"_ivl_5", 3 0, L_0xffff868a0690;  1 drivers
v0xaaaad6febd90_0 .net *"_ivl_7", 0 0, L_0xaaaad70050c0;  1 drivers
v0xaaaad6febe70_0 .net *"_ivl_8", 0 0, L_0xffff868a06d8;  1 drivers
v0xaaaad6febf50_0 .var "col_addr_in", 3 0;
L_0xffff868a0648 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fec010_0 .net/2s "end_row_dbg", 31 0, L_0xffff868a0648;  1 drivers
v0xaaaad6fec0d0_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaad7009120;  1 drivers
v0xaaaad6fec1c0_0 .net "local_read_en", 0 0, L_0xaaaad7005c20;  1 drivers
v0xaaaad6fec290_0 .net "mach_ack_in", 0 0, L_0xaaaad70053b0;  1 drivers
v0xaaaad6fec330_0 .net "mach_partial_vec_in", 3 0, L_0xaaaad7004db0;  1 drivers
v0xaaaad6fec400_0 .net "mach_partial_vec_out", 3 0, L_0xaaaad7006b20;  1 drivers
v0xaaaad6fec4d0_0 .net "mach_write_en", 0 0, L_0xaaaad7006780;  1 drivers
v0xaaaad6fec5a0_0 .var "partial_vec_in", 3 0;
v0xaaaad6fec670_0 .var "read_en", 0 0;
v0xaaaad6fec740_0 .var "row_addr_in", 2 0;
L_0xffff868a0600 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fec7e0_0 .net/2s "start_row_dbg", 31 0, L_0xffff868a0600;  1 drivers
v0xaaaad6fec880_0 .net "tb_packet_in_range", 0 0, L_0xaaaad70085e0;  1 drivers
v0xaaaad6fec940_0 .var "write_en", 0 0;
E_0xaaaad6fe4630/0 .event edge, v0xaaaad6fede20_0, v0xaaaad6fede20_0, v0xaaaad6fede20_0, v0xaaaad6fede20_0;
E_0xaaaad6fe4630/1 .event edge, v0xaaaad6fede20_0, v0xaaaad6fec880_0, v0xaaaad6fede20_0, v0xaaaad6fe9b60_0;
E_0xaaaad6fe4630/2 .event edge, v0xaaaad6fe21f0_0, v0xaaaad6fedbe0_0, v0xaaaad6fea480_0, v0xaaaad6fe09f0_0;
E_0xaaaad6fe4630/3 .event edge, v0xaaaad6fe9010_0, v0xaaaad6fe9e80_0, v0xaaaad6fead20_0;
E_0xaaaad6fe4630 .event/or E_0xaaaad6fe4630/0, E_0xaaaad6fe4630/1, E_0xaaaad6fe4630/2, E_0xaaaad6fe4630/3;
L_0xaaaad7007900 .reduce/nor L_0xaaaad7007860;
L_0xaaaad7007ed0 .concat [ 4 28 0 0], L_0xaaaad7007d70, L_0xffff868a0a38;
L_0xaaaad7008010 .cmp/ge 32, L_0xaaaad7007ed0, L_0xffff868a09f0;
L_0xaaaad70081f0 .concat [ 4 28 0 0], L_0xaaaad7008150, L_0xffff868a0a80;
L_0xaaaad7008360 .cmp/ge 32, L_0xffff868a0ac8, L_0xaaaad70081f0;
S_0xaaaad6fe46f0 .scope module, "bank" "mem" 5 92, 6 5 0, S_0xaaaad6fe41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 3 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaad6f48c70 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaad7008790 .functor AND 1, v0xaaaad6fe6610_0, L_0xaaaad70086f0, C4<1>, C4<1>;
L_0xaaaad7008880 .functor OR 1, v0xaaaad6fec670_0, v0xaaaad6fec940_0, C4<0>, C4<0>;
L_0xaaaad7008a80 .functor AND 1, L_0xaaaad7008880, L_0xaaaad7008990, C4<1>, C4<1>;
L_0xaaaad7008cd0 .functor OR 1, L_0xaaaad7008a80, L_0xaaaad7008b90, C4<0>, C4<0>;
L_0xaaaad7008dc0 .functor AND 1, L_0xaaaad7008790, v0xaaaad6fec670_0, C4<1>, C4<1>;
L_0xaaaad7008e30 .functor OR 1, L_0xaaaad7008dc0, L_0xaaaad7008b90, C4<0>, C4<0>;
L_0xffff868a0ba0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7009010 .functor AND 32, L_0xaaaad7008ef0, L_0xffff868a0ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaad6fe5580_0 .net *"_ivl_0", 0 0, L_0xaaaad70086f0;  1 drivers
L_0xffff868a0b10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe5660_0 .net/2u *"_ivl_10", 1 0, L_0xffff868a0b10;  1 drivers
v0xaaaad6fe5740_0 .net *"_ivl_17", 0 0, L_0xaaaad7008dc0;  1 drivers
v0xaaaad6fe57e0_0 .net *"_ivl_20", 31 0, L_0xaaaad7008ef0;  1 drivers
L_0xffff868a0b58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe58c0_0 .net *"_ivl_23", 27 0, L_0xffff868a0b58;  1 drivers
v0xaaaad6fe59f0_0 .net/2u *"_ivl_24", 31 0, L_0xffff868a0ba0;  1 drivers
v0xaaaad6fe5ad0_0 .net *"_ivl_26", 31 0, L_0xaaaad7009010;  1 drivers
v0xaaaad6fe5bb0_0 .net *"_ivl_5", 0 0, L_0xaaaad7008880;  1 drivers
v0xaaaad6fe5c70_0 .net *"_ivl_7", 0 0, L_0xaaaad7008990;  1 drivers
v0xaaaad6fe5d30_0 .net "ack_out", 0 0, L_0xaaaad7008e30;  1 drivers
v0xaaaad6fe5df0_0 .net "addr_saved", 0 0, L_0xaaaad7008790;  1 drivers
v0xaaaad6fe5eb0_0 .net "bank_read_data", 11 0, v0xaaaad6fe51b0_0;  1 drivers
v0xaaaad6fe5f70_0 .var "bank_vec_addr_saved", 2 0;
v0xaaaad6fe6030_0 .var "bank_vec_stable", 11 0;
v0xaaaad6fe6120_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fe61c0_0 .net "col_addr_in", 3 0, v0xaaaad6febf50_0;  1 drivers
v0xaaaad6fe6280_0 .var "dirty_list", 4 0;
v0xaaaad6fe6470_0 .net "fetch_en", 0 0, L_0xaaaad7008a80;  1 drivers
v0xaaaad6fe6530_0 .var "fetch_state", 1 0;
v0xaaaad6fe6610_0 .var "mem_init", 0 0;
v0xaaaad6fe66d0_0 .var "next_fetch_state", 1 0;
v0xaaaad6fe67b0_0 .net "pad_en", 0 0, v0xaaaad6fef120_0;  alias, 1 drivers
v0xaaaad6fe6880_0 .net "partial_vec_in", 3 0, v0xaaaad6fec5a0_0;  1 drivers
v0xaaaad6fe6940_0 .net "partial_vec_out", 3 0, L_0xaaaad7009120;  alias, 1 drivers
v0xaaaad6fe6a20_0 .net "read_en", 0 0, v0xaaaad6fec670_0;  1 drivers
v0xaaaad6fe6ae0_0 .net "reset", 0 0, v0xaaaad6fef260_0;  alias, 1 drivers
v0xaaaad6fe6b80_0 .net "row_addr_in", 2 0, v0xaaaad6fec740_0;  1 drivers
v0xaaaad6fe6c40_0 .net "write_en", 0 0, v0xaaaad6fec940_0;  1 drivers
v0xaaaad6fe6ce0_0 .net "writeback_commit", 0 0, L_0xaaaad7008b90;  1 drivers
E_0xaaaad6fe49f0 .event edge, v0xaaaad6fe6530_0, v0xaaaad6fe6470_0, v0xaaaad6fe5df0_0, v0xaaaad6fe6c40_0;
L_0xaaaad70086f0 .cmp/eq 3, v0xaaaad6fec740_0, v0xaaaad6fe5f70_0;
L_0xaaaad7008990 .reduce/nor L_0xaaaad7008790;
L_0xaaaad7008b90 .cmp/eq 2, v0xaaaad6fe6530_0, L_0xffff868a0b10;
L_0xaaaad7008ef0 .concat [ 4 28 0 0], v0xaaaad6febf50_0, L_0xffff868a0b58;
L_0xaaaad7009120 .part/v v0xaaaad6fe6030_0, L_0xaaaad7009010, 4;
S_0xaaaad6fe4aa0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaad6fe46f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaad6f17f20 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000011>;
P_0xaaaad6f17f60 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000101>;
v0xaaaad6fe4e80_0 .net "addr", 2 0, v0xaaaad6fec740_0;  alias, 1 drivers
v0xaaaad6fe4f80_0 .net "bank_en", 0 0, L_0xaaaad7008cd0;  1 drivers
v0xaaaad6fe5040_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fe5110 .array "mem", 0 4, 11 0;
v0xaaaad6fe51b0_0 .var "read_data", 11 0;
v0xaaaad6fe52e0_0 .net "write_data", 11 0, v0xaaaad6fe6030_0;  1 drivers
v0xaaaad6fe53c0_0 .net "write_en", 0 0, L_0xaaaad7008b90;  alias, 1 drivers
S_0xaaaad6fe6f30 .scope module, "mach" "freemachine" 5 57, 8 1 0, S_0xaaaad6fe41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_init_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_last_row_req_out";
    .port_info 12 /OUTPUT 1 "sync_ack_out";
    .port_info 13 /OUTPUT 3 "row_addr_out";
    .port_info 14 /OUTPUT 4 "col_addr_out";
    .port_info 15 /OUTPUT 4 "partial_vec_out";
P_0xaaaad6fe70e0 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000001001>;
P_0xaaaad6fe7120 .param/l "log2_mod" 1 8 17, +C4<00000000000000000000000000000010>;
P_0xaaaad6fe7160 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000101>;
L_0xaaaad7004e50 .functor AND 1, v0xaaaad6fe9580_0, L_0xaaaad7005580, C4<1>, C4<1>;
v0xaaaad6fe9f40_0 .array/port v0xaaaad6fe9f40, 0;
L_0xaaaad70056c0 .functor BUFZ 12, v0xaaaad6fe9f40_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad6fe9f40_1 .array/port v0xaaaad6fe9f40, 1;
L_0xaaaad7005730 .functor BUFZ 12, v0xaaaad6fe9f40_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad6fe9f40_2 .array/port v0xaaaad6fe9f40, 2;
L_0xaaaad70057a0 .functor BUFZ 12, v0xaaaad6fe9f40_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaad7005b60 .functor OR 1, L_0xaaaad7006780, L_0xaaaad7004e50, C4<0>, C4<0>;
L_0xaaaad7006080 .functor AND 1, L_0xaaaad70095c0, L_0xaaaad7005ed0, C4<1>, C4<1>;
L_0xaaaad7006180 .functor XOR 1, v0xaaaad6fe9c40_0, L_0xaaaad70095c0, C4<0>, C4<0>;
L_0xaaaad70061f0 .functor AND 1, L_0xaaaad70095c0, L_0xaaaad7006180, C4<1>, C4<1>;
L_0xaaaad7006300 .functor OR 1, L_0xaaaad7006780, L_0xaaaad7006080, C4<0>, C4<0>;
L_0xaaaad7006610 .functor XOR 1, L_0xaaaad7006400, L_0xaaaad70064a0, C4<0>, C4<0>;
L_0xffff868a0888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7006780 .functor AND 1, L_0xaaaad7006610, L_0xffff868a0888, C4<1>, C4<1>;
v0xaaaad6fe7530_0 .net *"_ivl_1", 0 0, L_0xaaaad7005580;  1 drivers
v0xaaaad6fe7610_0 .net *"_ivl_13", 33 0, L_0xaaaad7005870;  1 drivers
L_0xffff868a0720 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe76f0_0 .net *"_ivl_16", 30 0, L_0xffff868a0720;  1 drivers
L_0xffff868a0768 .functor BUFT 1, C4<0000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe77e0_0 .net/2u *"_ivl_17", 33 0, L_0xffff868a0768;  1 drivers
v0xaaaad6fe78c0_0 .net *"_ivl_22", 0 0, L_0xaaaad7005b60;  1 drivers
L_0xffff868a07b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe79d0_0 .net/2u *"_ivl_23", 0 0, L_0xffff868a07b0;  1 drivers
v0xaaaad6fe7ab0_0 .net *"_ivl_27", 31 0, L_0xaaaad7005de0;  1 drivers
L_0xffff868a07f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe7b90_0 .net *"_ivl_30", 29 0, L_0xffff868a07f8;  1 drivers
L_0xffff868a0840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe7c70_0 .net/2u *"_ivl_31", 31 0, L_0xffff868a0840;  1 drivers
v0xaaaad6fe7de0_0 .net *"_ivl_33", 0 0, L_0xaaaad7005ed0;  1 drivers
v0xaaaad6fe7ea0_0 .net *"_ivl_37", 0 0, L_0xaaaad7006180;  1 drivers
v0xaaaad6fe7f60_0 .net *"_ivl_44", 0 0, L_0xaaaad7006400;  1 drivers
v0xaaaad6fe8040_0 .net *"_ivl_46", 0 0, L_0xaaaad70064a0;  1 drivers
v0xaaaad6fe8120_0 .net *"_ivl_47", 0 0, L_0xaaaad7006610;  1 drivers
v0xaaaad6fe81e0_0 .net/2u *"_ivl_49", 0 0, L_0xffff868a0888;  1 drivers
L_0xffff868a08d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe82c0_0 .net/2u *"_ivl_53", 31 0, L_0xffff868a08d0;  1 drivers
v0xaaaad6fe83a0_0 .net *"_ivl_55", 0 0, L_0xaaaad7006840;  1 drivers
v0xaaaad6fe8570_0 .net *"_ivl_59", 3 0, L_0xaaaad7006930;  1 drivers
v0xaaaad6fe8650_0 .net *"_ivl_62", 3 0, L_0xaaaad7006a80;  1 drivers
v0xaaaad6fe8730_0 .net *"_ivl_66", 0 0, L_0xaaaad7006d70;  1 drivers
L_0xffff868a0918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe87f0_0 .net/2u *"_ivl_67", 31 0, L_0xffff868a0918;  1 drivers
v0xaaaad6fe88d0_0 .net *"_ivl_69", 0 0, L_0xaaaad7007020;  1 drivers
L_0xffff868a0960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe8990_0 .net/2u *"_ivl_71", 2 0, L_0xffff868a0960;  1 drivers
v0xaaaad6fe8a70_0 .net *"_ivl_73", 2 0, L_0xaaaad70071e0;  1 drivers
L_0xffff868a09a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6fe8b50_0 .net/2u *"_ivl_75", 2 0, L_0xffff868a09a8;  1 drivers
v0xaaaad6fe8c30_0 .net *"_ivl_77", 2 0, L_0xaaaad7007320;  1 drivers
v0xaaaad6fe8d10_0 .net *"_ivl_79", 2 0, L_0xaaaad70074a0;  1 drivers
v0xaaaad6fe8df0_0 .net "ack_in", 0 0, L_0xaaaad7006bc0;  1 drivers
v0xaaaad6fe8eb0_0 .var "changed_out", 0 0;
v0xaaaad6fe8f70_0 .net "clock", 0 0, v0xaaaad6feea40_0;  alias, 1 drivers
v0xaaaad6fe9010_0 .var "col_addr_out", 3 0;
v0xaaaad6fe90f0_0 .var/2s "col_i", 31 0;
v0xaaaad6fe91d0_0 .var "degree", 3 0;
v0xaaaad6fe94c0_0 .net "done_out", 0 0, L_0xaaaad7004e50;  1 drivers
v0xaaaad6fe9580_0 .var "done_out_buf", 0 0;
v0xaaaad6fe9640_0 .var "insert_reg", 1 0;
v0xaaaad6fe9720_0 .net "next_last_row", 0 0, L_0xaaaad70059f0;  1 drivers
v0xaaaad6fe97e0_0 .var "next_regs_0", 11 0;
v0xaaaad6fe98c0_0 .var "next_regs_1", 11 0;
v0xaaaad6fe99a0_0 .var "next_regs_2", 11 0;
v0xaaaad6fe9a80_0 .net "partial_vec_in", 3 0, L_0xaaaad7004db0;  alias, 1 drivers
v0xaaaad6fe9b60_0 .net "partial_vec_out", 3 0, L_0xaaaad7006b20;  alias, 1 drivers
v0xaaaad6fe9c40_0 .var "prev_sync", 0 0;
v0xaaaad6fe9d00_0 .var "prune", 0 0;
v0xaaaad6fe9dc0_0 .var "read_en_buf", 0 0;
v0xaaaad6fe9e80_0 .net "read_en_out", 0 0, L_0xaaaad7005c20;  alias, 1 drivers
v0xaaaad6fe9f40 .array "regs", 0 2, 11 0;
v0xaaaad6fea080_0 .net "regs_dbg_0", 11 0, L_0xaaaad70056c0;  1 drivers
v0xaaaad6fea160_0 .net "regs_dbg_1", 11 0, L_0xaaaad7005730;  1 drivers
v0xaaaad6fea240_0 .net "regs_dbg_2", 11 0, L_0xaaaad70057a0;  1 drivers
v0xaaaad6fea320_0 .var "regs_valid", 0 0;
v0xaaaad6fea3e0_0 .net "reset", 0 0, v0xaaaad6fef260_0;  alias, 1 drivers
v0xaaaad6fea480_0 .net "row_addr_out", 2 0, L_0xaaaad7007630;  alias, 1 drivers
v0xaaaad6fea560_0 .var "row_addr_out_buf", 2 0;
v0xaaaad6fea640_0 .var/2s "row_i", 31 0;
o0xffff868ebf58 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad6fea720_0 .net "run", 0 0, o0xffff868ebf58;  0 drivers
v0xaaaad6fea7e0_0 .net "stall", 0 0, L_0xaaaad7006300;  1 drivers
v0xaaaad6fea8a0_0 .var "store_parity", 1 0;
v0xaaaad6fea980_0 .net "sync_ack_out", 0 0, L_0xaaaad7006080;  1 drivers
v0xaaaad6feaa40_0 .net "sync_init_in", 0 0, L_0xaaaad70095c0;  alias, 1 drivers
v0xaaaad6feaae0_0 .var "sync_last_row_req_out", 0 0;
v0xaaaad6feab80_0 .net "sync_valid", 0 0, L_0xaaaad70061f0;  1 drivers
v0xaaaad6feac40_0 .var/2s "updates_out", 31 0;
v0xaaaad6fead20_0 .net "write_en_out", 0 0, L_0xaaaad7006780;  alias, 1 drivers
E_0xaaaad6fe4da0/0 .event edge, v0xaaaad6fe9f40_0, v0xaaaad6fe9f40_0, v0xaaaad6fe9f40_0, v0xaaaad6fe9f40_1;
E_0xaaaad6fe4da0/1 .event edge, v0xaaaad6fe9f40_1, v0xaaaad6fe9f40_2, v0xaaaad6fe9f40_2, v0xaaaad6fe9f40_2;
E_0xaaaad6fe4da0/2 .event edge, v0xaaaad6fe9f40_1, v0xaaaad6fe9f40_0, v0xaaaad6fe9f40_1, v0xaaaad6fe9f40_2;
E_0xaaaad6fe4da0/3 .event edge, v0xaaaad6fe90f0_0;
E_0xaaaad6fe4da0 .event/or E_0xaaaad6fe4da0/0, E_0xaaaad6fe4da0/1, E_0xaaaad6fe4da0/2, E_0xaaaad6fe4da0/3;
L_0xaaaad7005580 .reduce/nor L_0xaaaad7006780;
L_0xaaaad7005870 .concat [ 3 31 0 0], v0xaaaad6fea560_0, L_0xffff868a0720;
L_0xaaaad70059f0 .cmp/eq 34, L_0xaaaad7005870, L_0xffff868a0768;
L_0xaaaad7005c20 .functor MUXZ 1, v0xaaaad6fe9dc0_0, L_0xffff868a07b0, L_0xaaaad7005b60, C4<>;
L_0xaaaad7005de0 .concat [ 2 30 0 0], v0xaaaad6fe9640_0, L_0xffff868a07f8;
L_0xaaaad7005ed0 .cmp/eq 32, L_0xaaaad7005de0, L_0xffff868a0840;
L_0xaaaad7006400 .part v0xaaaad6fea8a0_0, 0, 1;
L_0xaaaad70064a0 .part v0xaaaad6fea8a0_0, 1, 1;
L_0xaaaad7006840 .cmp/eq 32, v0xaaaad6fe90f0_0, L_0xffff868a08d0;
L_0xaaaad7006930 .part v0xaaaad6fe9f40_0, 8, 4;
L_0xaaaad7006a80 .part v0xaaaad6fe9f40_1, 8, 4;
L_0xaaaad7006b20 .functor MUXZ 4, L_0xaaaad7006a80, L_0xaaaad7006930, L_0xaaaad7006840, C4<>;
L_0xaaaad7006d70 .reduce/nor L_0xaaaad7006780;
L_0xaaaad7007020 .cmp/eq 32, v0xaaaad6fe90f0_0, L_0xffff868a0918;
L_0xaaaad70071e0 .arith/sub 3, v0xaaaad6fea560_0, L_0xffff868a0960;
L_0xaaaad7007320 .arith/sub 3, v0xaaaad6fea560_0, L_0xffff868a09a8;
L_0xaaaad70074a0 .functor MUXZ 3, L_0xaaaad7007320, L_0xaaaad70071e0, L_0xaaaad7007020, C4<>;
L_0xaaaad7007630 .functor MUXZ 3, L_0xaaaad70074a0, v0xaaaad6fea560_0, L_0xaaaad7006d70, C4<>;
S_0xaaaad6fee2f0 .scope task, "write_mem" "write_mem" 4 51, 4 51 0, S_0xaaaad6f9f810;
 .timescale 0 0;
v0xaaaad6fee5c0_0 .var "col_i", 3 0;
v0xaaaad6fee6c0_0 .var "partial_vec", 3 0;
v0xaaaad6fee7a0_0 .var "row_i", 3 0;
E_0xaaaad6fee480 .event negedge, v0xaaaad6fed5d0_0;
E_0xaaaad6fee500 .event posedge, v0xaaaad6fed5d0_0;
E_0xaaaad6fee560 .event negedge, v0xaaaad6fdcba0_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaad6fee560;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad6fef120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %load/vec4 v0xaaaad6fee6c0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %load/vec4 v0xaaaad6fee7a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %load/vec4 v0xaaaad6fee5c0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %load/vec4 v0xaaaad6feeef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %wait E_0xaaaad6fee500;
T_1.13 ;
    %wait E_0xaaaad6fca640;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6fef120_0, 0, 1;
    %load/vec4 v0xaaaad6fef050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %wait E_0xaaaad6fee480;
T_1.15 ;
    %end;
S_0xaaaad6f765b0 .scope module, "arb" "arb" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 2 "reqs_in";
    .port_info 4 /OUTPUT 2 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
o0xffff868ed128 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad6feff50_0 .net "ack_in", 0 0, o0xffff868ed128;  0 drivers
o0xffff868ed158 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad6ff0030_0 .net "clock", 0 0, o0xffff868ed158;  0 drivers
v0xaaaad6ff00f0_0 .var "gnt_out", 1 0;
v0xaaaad6ff01e0_0 .var/2s "i_out", 31 0;
o0xffff868ed1e8 .functor BUFZ 2, C4<zz>; HiZ drive
v0xaaaad6ff02c0_0 .net "reqs_in", 1 0, o0xffff868ed1e8;  0 drivers
o0xffff868ed218 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad6ff03f0_0 .net "reset", 0 0, o0xffff868ed218;  0 drivers
E_0xaaaad6fefc40 .event posedge, v0xaaaad6ff0030_0;
S_0xaaaad6fefca0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 9 15, 9 15 0, S_0xaaaad6f765b0;
 .timescale 0 0;
v0xaaaad6fefe50_0 .var/2s "req_i", 31 0;
    .scope S_0xaaaad6fde9a0;
T_2 ;
Ewait_0 .event/or E_0xaaaad6fca600, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaad6fe0bb0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaad6fe0bb0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaad6fe14d0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe0fb0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe1090_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe1710, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe1170_0, 0, 12;
    %load/vec4 v0xaaaad6fe14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fe1090_0, 4, 1;
T_2.0 ;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0xaaaad6fe1090_0;
    %store/vec4 v0xaaaad6fe0fb0_0, 0, 12;
    %load/vec4 v0xaaaad6fe1170_0;
    %store/vec4 v0xaaaad6fe1090_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaaad6fe1170_0, 0, 12;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xaaaad6fde9a0;
T_3 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fe1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaad6fe21f0_0;
    %assign/vec4 v0xaaaad6fe1410_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaad6fde9a0;
T_4 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fe1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe0e10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaad6fe2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe0e10_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaad6fe0e10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaad6fe1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaad6fe07d0_0;
    %load/vec4 v0xaaaad6fe1af0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaad6fe1250_0;
    %load/vec4 v0xaaaad6fe0e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaad6fe09f0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaad6fe1710, 5, 6;
    %load/vec4 v0xaaaad6fe09f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0xaaaad6fe0e10_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0xaaaad6fe0e10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaad6fe0e10_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe1af0_0, 0;
    %load/vec4 v0xaaaad6fe1c50_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaad6fe1af0_0;
    %load/vec4 v0xaaaad6fe0d50_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaad6fe2510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaad6fe0fb0_0;
    %load/vec4 v0xaaaad6fe1090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaad6fe1170_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe1710, 0, 4;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1af0_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad6fde9a0;
T_5 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fe1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe0d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe2430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe2050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe0890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe22b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1590_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaad6fe2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe1590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe2050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe0d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe0890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaad6fe1d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe1df0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaad6fe1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaaad6fe2510_0;
    %load/vec4 v0xaaaad6fe07d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaad6fe2050_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad6fe2050_0, 4, 5;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaad6fe07d0_0;
    %load/vec4 v0xaaaad6fe1af0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaad6fe09f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0xaaaad6fe09f0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaaad6fe0e10_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0xaaaad6fe21f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaad6fe1d10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaad6fe1d10_0, 0;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe22b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe1590_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaad6fe1af0_0;
    %load/vec4 v0xaaaad6fe0d50_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaad6fe2510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe0ad0_0, 0;
    %load/vec4 v0xaaaad6fe1df0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad6fe1df0_0, 0;
    %load/vec4 v0xaaaad6fe1df0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe0d50_0, 0;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0xaaaad6fe1df0_0;
    %pad/s 33;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe22b0_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe1590_0, 0;
    %load/vec4 v0xaaaad6fe1d10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaad6fe1d10_0, 0;
T_5.23 ;
T_5.21 ;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad6fe0ad0_0, 0;
T_5.19 ;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v0xaaaad6fe2050_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad6fe2050_0, 4, 5;
    %load/vec4 v0xaaaad6fe0ad0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaad6fe09f0_0, 0;
T_5.24 ;
T_5.16 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaad6fdc660;
T_6 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fdcae0_0;
    %load/vec4 v0xaaaad6fdcf10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaaad6fdce30_0;
    %load/vec4 v0xaaaad6fdc9e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fdcc40, 0, 4;
T_6.0 ;
    %load/vec4 v0xaaaad6fdcae0_0;
    %load/vec4 v0xaaaad6fdcf10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaad6fdc9e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaad6fdcc40, 4;
    %assign/vec4 v0xaaaad6fdcd00_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad6fdc2f0;
T_7 ;
Ewait_1 .event/or E_0xaaaad6ecb0b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaad6fddf40_0;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
    %load/vec4 v0xaaaad6fddf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xaaaad6fdde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaad6fdd900_0;
    %load/vec4 v0xaaaad6fde6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xaaaad6fde6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
T_7.9 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad6fde0e0_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaaad6fdc2f0;
T_8 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fde500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fddf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fde020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaaad6fddda0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaad6fde0e0_0;
    %assign/vec4 v0xaaaad6fddf40_0, 0;
    %load/vec4 v0xaaaad6fddf40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0xaaaad6fddda0_0;
    %load/vec4 v0xaaaad6fde5c0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0xaaaad6fdd9c0_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0xaaaad6fddb40_0, 0;
    %load/vec4 v0xaaaad6fde5c0_0;
    %assign/vec4 v0xaaaad6fdda80_0, 0;
    %load/vec4 v0xaaaad6fde6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaad6fde280_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad6fddd00_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaad6fde1c0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad6fddb40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaad6fde5c0_0;
    %assign/vec4/off/d v0xaaaad6fddda0_0, 4, 5;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fde020_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaad6fdd900_0;
    %load/vec4 v0xaaaad6fde6b0_0;
    %and;
    %load/vec4 v0xaaaad6fddf40_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaad6fde280_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad6fddd00_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaad6fde1c0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad6fddb40_0, 4, 5;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaad6fdbe50;
T_9 ;
Ewait_2 .event/or E_0xaaaad6efbc40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaad6fe3db0_0, 0, 4;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 11, 32;
    %pad/u 3;
    %store/vec4 v0xaaaad6fe3f50_0, 0, 3;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaad6fe3760_0, 0, 4;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaad6fe3e80_0, 0, 1;
    %load/vec4 v0xaaaad6fe4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaaad6fe4150_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaad6fe3c10_0;
    %store/vec4 v0xaaaad6fe3db0_0, 0, 4;
    %load/vec4 v0xaaaad6fedca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0xaaaad6fedbe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.6, 9;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_9.7, 9;
T_9.6 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed490, 4;
    %jmp/0 T_9.7, 9;
 ; End of false expr.
    %blend;
T_9.7;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %store/vec4 v0xaaaad6fe3f50_0, 0, 3;
    %load/vec4 v0xaaaad6fedca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed2e0, 4;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0xaaaad6fedbe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.10, 9;
    %pushi/vec4 15, 15, 4;
    %jmp/1 T_9.11, 9;
T_9.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed2e0, 4;
    %jmp/0 T_9.11, 9;
 ; End of false expr.
    %blend;
T_9.11;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0xaaaad6fe3760_0, 0, 4;
    %load/vec4 v0xaaaad6fedca0_0;
    %load/vec4 v0xaaaad6fe39d0_0;
    %or;
    %load/vec4 v0xaaaad6fedbe0_0;
    %or;
    %store/vec4 v0xaaaad6fe3e80_0, 0, 1;
    %load/vec4 v0xaaaad6fe3ce0_0;
    %store/vec4 v0xaaaad6fe4150_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaad6fe6f30;
T_10 ;
Ewait_3 .event/or E_0xaaaad6fe4da0, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaad6fe91d0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaad6fe91d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaad6fe9d00_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe97e0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe98c0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fe9f40, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad6fe99a0_0, 0, 12;
    %load/vec4 v0xaaaad6fe9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fe98c0_0, 4, 1;
T_10.0 ;
    %load/vec4 v0xaaaad6fe90f0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xaaaad6fe98c0_0;
    %store/vec4 v0xaaaad6fe97e0_0, 0, 12;
    %load/vec4 v0xaaaad6fe99a0_0;
    %store/vec4 v0xaaaad6fe98c0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaaad6fe99a0_0, 0, 12;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaad6fe6f30;
T_11 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fea3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe9c40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaad6feaa40_0;
    %assign/vec4 v0xaaaad6fe9c40_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaad6fe6f30;
T_12 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fea3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fea320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe9640_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaad6feab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fea320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe9640_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xaaaad6fea7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0xaaaad6fe8df0_0;
    %load/vec4 v0xaaaad6fea320_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0xaaaad6fe9a80_0;
    %load/vec4 v0xaaaad6fe9640_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaad6fe9010_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaad6fe9f40, 5, 6;
    %load/vec4 v0xaaaad6fe9010_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0xaaaad6fe9640_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0xaaaad6fe9640_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaad6fe9640_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fea320_0, 0;
    %load/vec4 v0xaaaad6fea480_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
T_12.12 ;
T_12.11 ;
T_12.8 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0xaaaad6fea320_0;
    %load/vec4 v0xaaaad6fe9580_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaad6fead20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0xaaaad6fe97e0_0;
    %load/vec4 v0xaaaad6fe98c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaad6fe99a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe9f40, 0, 4;
    %load/vec4 v0xaaaad6fe90f0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fea320_0, 0;
T_12.16 ;
T_12.14 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaad6fe6f30;
T_13 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fea3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe9580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6feac40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fea8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6feaae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe9dc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaad6feab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe9dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fea8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe9580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe8eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaad6fea560_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0xaaaad6fea640_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaad6fea7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0xaaaad6fead20_0;
    %load/vec4 v0xaaaad6fe8df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0xaaaad6fea8a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad6fea8a0_0, 4, 5;
    %load/vec4 v0xaaaad6fe90f0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
T_13.6 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaaad6fe8df0_0;
    %load/vec4 v0xaaaad6fea320_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0xaaaad6fe9010_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_13.10, 5;
    %load/vec4 v0xaaaad6fe9010_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0xaaaad6fe9640_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0xaaaad6feaa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0xaaaad6fea560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaad6fea560_0, 0;
T_13.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6feaae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe9dc0_0, 0;
T_13.13 ;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0xaaaad6fea320_0;
    %load/vec4 v0xaaaad6fe9580_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaad6fead20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v0xaaaad6fe90f0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad6fe90f0_0, 0;
    %load/vec4 v0xaaaad6fea640_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad6fea640_0, 0;
    %load/vec4 v0xaaaad6fea640_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe9580_0, 0;
    %jmp T_13.21;
T_13.20 ;
    %load/vec4 v0xaaaad6fea640_0;
    %pad/s 33;
    %cmpi/e 8, 0, 33;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6feaae0_0, 0;
    %jmp T_13.23;
T_13.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe9dc0_0, 0;
    %load/vec4 v0xaaaad6fea560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaad6fea560_0, 0;
T_13.23 ;
T_13.21 ;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v0xaaaad6fe90f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad6fe90f0_0, 0;
T_13.19 ;
    %load/vec4 v0xaaaad6fe90f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.24, 4;
    %load/vec4 v0xaaaad6fea8a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad6fea8a0_0, 4, 5;
    %load/vec4 v0xaaaad6fe90f0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaad6fe9010_0, 0;
T_13.24 ;
T_13.16 ;
T_13.9 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaad6fe4aa0;
T_14 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fe4f80_0;
    %load/vec4 v0xaaaad6fe53c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xaaaad6fe52e0_0;
    %load/vec4 v0xaaaad6fe4e80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad6fe5110, 0, 4;
T_14.0 ;
    %load/vec4 v0xaaaad6fe4f80_0;
    %load/vec4 v0xaaaad6fe53c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaad6fe4e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaad6fe5110, 4;
    %assign/vec4 v0xaaaad6fe51b0_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaad6fe46f0;
T_15 ;
Ewait_4 .event/or E_0xaaaad6fe49f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaad6fe6530_0;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
    %load/vec4 v0xaaaad6fe6530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0xaaaad6fe6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0xaaaad6fe5df0_0;
    %load/vec4 v0xaaaad6fe6c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
T_15.6 ;
T_15.5 ;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0xaaaad6fe6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
T_15.9 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad6fe66d0_0, 0, 2;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaad6fe46f0;
T_16 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fe6ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6fe6530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad6fe6610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaaad6fe6280_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaad6fe66d0_0;
    %assign/vec4 v0xaaaad6fe6530_0, 0;
    %load/vec4 v0xaaaad6fe6530_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0xaaaad6fe6280_0;
    %load/vec4 v0xaaaad6fe6b80_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v0xaaaad6fe5eb0_0;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %assign/vec4 v0xaaaad6fe6030_0, 0;
    %load/vec4 v0xaaaad6fe6b80_0;
    %assign/vec4 v0xaaaad6fe5f70_0, 0;
    %load/vec4 v0xaaaad6fe6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0xaaaad6fe6880_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad6fe61c0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaad6fe67b0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad6fe6030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaad6fe6b80_0;
    %assign/vec4/off/d v0xaaaad6fe6280_0, 4, 5;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad6fe6610_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xaaaad6fe5df0_0;
    %load/vec4 v0xaaaad6fe6c40_0;
    %and;
    %load/vec4 v0xaaaad6fe6530_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0xaaaad6fe6880_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad6fe61c0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaad6fe67b0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad6fe6030_0, 4, 5;
T_16.8 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaad6fe41f0;
T_17 ;
Ewait_5 .event/or E_0xaaaad6fe4630, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaad6fec5a0_0, 0, 4;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 11, 32;
    %pad/u 3;
    %store/vec4 v0xaaaad6fec740_0, 0, 3;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaad6febf50_0, 0, 4;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaad6fec670_0, 0, 1;
    %load/vec4 v0xaaaad6fec880_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0xaaaad6fede20_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0xaaaad6fec940_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaad6fec400_0;
    %store/vec4 v0xaaaad6fec5a0_0, 0, 4;
    %load/vec4 v0xaaaad6fedca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0xaaaad6fedbe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.6, 9;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_17.7, 9;
T_17.6 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed490, 4;
    %jmp/0 T_17.7, 9;
 ; End of false expr.
    %blend;
T_17.7;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %store/vec4 v0xaaaad6fec740_0, 0, 3;
    %load/vec4 v0xaaaad6fedca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.8, 8;
    %pushi/vec4 15, 15, 4;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %load/vec4 v0xaaaad6fedbe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.10, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed2e0, 4;
    %jmp/1 T_17.11, 9;
T_17.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad6fed2e0, 4;
    %jmp/0 T_17.11, 9;
 ; End of false expr.
    %blend;
T_17.11;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %store/vec4 v0xaaaad6febf50_0, 0, 4;
    %load/vec4 v0xaaaad6fedca0_0;
    %load/vec4 v0xaaaad6fec1c0_0;
    %or;
    %load/vec4 v0xaaaad6fedbe0_0;
    %or;
    %store/vec4 v0xaaaad6fec670_0, 0, 1;
    %load/vec4 v0xaaaad6fec4d0_0;
    %store/vec4 v0xaaaad6fec940_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaaad6fdbaf0;
T_18 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fed7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6feda20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaad6fed960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaad6feda20_0, 0;
T_18.2 ;
T_18.1 ;
    %load/vec4 v0xaaaad6fedb00_0;
    %and/r;
    %load/vec4 v0xaaaad6fedca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6feda20_0, 0;
T_18.4 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaad6f9f810;
T_19 ;
T_19.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaad6feea40_0;
    %inv;
    %store/vec4 v0xaaaad6feea40_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0xaaaad6f9f810;
T_20 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad6f9f810 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0xaaaad6f9f810;
T_21 ;
    %wait E_0xaaaad6fca640;
    %load/vec4 v0xaaaad6fef260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaad6feecb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaad6feeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaad6feecb0_0;
    %addi 1, 0, 64;
    %cast2;
    %assign/vec4 v0xaaaad6feecb0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaad6f9f810;
T_22 ;
    %vpi_func 4 86 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad6feee30_0, 0, 32;
    %load/vec4 v0xaaaad6feee30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call/w 4 87 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6feea40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad6fef260_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6fef300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6feeae0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad6fef1c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6fef3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6feeba0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_22.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.3, 5;
    %jmp/1 T_22.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad6fee560;
    %jmp T_22.2;
T_22.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6fef260_0, 0, 1;
    %wait E_0xaaaad6fee560;
T_22.4 ;
    %load/vec4 v0xaaaad6fef570_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_22.5, 8;
    %vpi_func 4 110 "$fgetc" 32, v0xaaaad6feee30_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad6fee960_0, 0, 32;
    %load/vec4 v0xaaaad6fee960_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad6fef570_0, 4, 1;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0xaaaad6fee960_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0xaaaad6fef1c0_0;
    %store/vec4 v0xaaaad6fee6c0_0, 0, 4;
    %load/vec4 v0xaaaad6fef300_0;
    %pad/s 4;
    %store/vec4 v0xaaaad6fee7a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaad6fee5c0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad6fee2f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6feeae0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6fef300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6fef300_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0xaaaad6feeae0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaad6feeae0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0xaaaad6fef1c0_0;
    %store/vec4 v0xaaaad6fee6c0_0, 0, 4;
    %load/vec4 v0xaaaad6fef300_0;
    %pad/s 4;
    %store/vec4 v0xaaaad6fee7a0_0, 0, 4;
    %load/vec4 v0xaaaad6feeae0_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaad6fee5c0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad6fee2f0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad6fef1c0_0, 0, 4;
T_22.10 ;
    %load/vec4 v0xaaaad6fee960_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad6feeae0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad6fef1c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6feeae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6feeae0_0, 0, 32;
T_22.9 ;
T_22.7 ;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0xaaaad6feeae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.12, 4;
    %load/vec4 v0xaaaad6fef1c0_0;
    %store/vec4 v0xaaaad6fee6c0_0, 0, 4;
    %load/vec4 v0xaaaad6fef300_0;
    %pad/s 4;
    %store/vec4 v0xaaaad6fee7a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaad6fee5c0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad6fee2f0;
    %join;
T_22.12 ;
    %wait E_0xaaaad6fee560;
    %vpi_call/w 4 133 "$display", "Bank_%0d", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork t_1, S_0xaaaad6f6ba30;
    %jmp t_0;
    .scope S_0xaaaad6f6ba30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6f7e170_0, 0, 32;
T_22.14 ;
    %load/vec4 v0xaaaad6f7e170_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_22.15, 5;
    %vpi_call/w 4 135 "$display", "%3d: %b", v0xaaaad6f7e170_0, &A<v0xaaaad6fdcc40, v0xaaaad6f7e170_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6f7e170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6f7e170_0, 0, 32;
    %jmp T_22.14;
T_22.15 ;
    %end;
    .scope S_0xaaaad6f9f810;
t_0 %join;
    %vpi_call/w 4 134 "$display", "Bank_%0d", 32'sb00000000000000000000000000000001 {0 0 0};
    %fork t_3, S_0xaaaad6fb72b0;
    %jmp t_2;
    .scope S_0xaaaad6fb72b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6f7e420_0, 0, 32;
T_22.16 ;
    %load/vec4 v0xaaaad6f7e420_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_22.17, 5;
    %vpi_call/w 4 136 "$display", "%3d: %b", v0xaaaad6f7e420_0, &A<v0xaaaad6fe5110, v0xaaaad6f7e420_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6f7e420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6f7e420_0, 0, 32;
    %jmp T_22.16;
T_22.17 ;
    %end;
    .scope S_0xaaaad6f9f810;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad6fef3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad6feeba0_0, 0, 1;
    %wait E_0xaaaad6fee560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad6fef3e0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_22.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.19, 5;
    %jmp/1 T_22.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad6fee560;
    %jmp T_22.18;
T_22.19 ;
    %pop/vec4 1;
    %vpi_call/w 4 146 "$display" {0 0 0};
    %vpi_call/w 4 149 "$display", "Bank_%0d", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork t_5, S_0xaaaad6fdb690;
    %jmp t_4;
    .scope S_0xaaaad6fdb690;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6f854e0_0, 0, 32;
T_22.20 ;
    %load/vec4 v0xaaaad6f854e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_22.21, 5;
    %vpi_call/w 4 151 "$display", "%3d: %b", v0xaaaad6f854e0_0, &A<v0xaaaad6fdcc40, v0xaaaad6f854e0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6f854e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6f854e0_0, 0, 32;
    %jmp T_22.20;
T_22.21 ;
    %end;
    .scope S_0xaaaad6f9f810;
t_4 %join;
    %vpi_call/w 4 150 "$display", "Bank_%0d", 32'sb00000000000000000000000000000001 {0 0 0};
    %fork t_7, S_0xaaaad6fdb8b0;
    %jmp t_6;
    .scope S_0xaaaad6fdb8b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6f919b0_0, 0, 32;
T_22.22 ;
    %load/vec4 v0xaaaad6f919b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_22.23, 5;
    %vpi_call/w 4 152 "$display", "%3d: %b", v0xaaaad6f919b0_0, &A<v0xaaaad6fe5110, v0xaaaad6f919b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6f919b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6f919b0_0, 0, 32;
    %jmp T_22.22;
T_22.23 ;
    %end;
    .scope S_0xaaaad6f9f810;
t_6 %join;
    %vpi_call/w 4 150 "$display", "Updates: %0d", v0xaaaad6fefb50_0 {0 0 0};
    %load/vec4 v0xaaaad6fefb50_0;
    %pushi/vec4 8484, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 151 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 152 "$display", "Cycles: %0d", v0xaaaad6feecb0_0 {0 0 0};
    %vpi_call/w 4 154 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0xaaaad6f765b0;
T_23 ;
    %wait E_0xaaaad6fefc40;
    %load/vec4 v0xaaaad6ff03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6ff00f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaad6ff00f0_0;
    %nor/r;
    %load/vec4 v0xaaaad6ff02c0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %fork t_9, S_0xaaaad6fefca0;
    %jmp t_8;
    .scope S_0xaaaad6fefca0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6fefe50_0, 0, 32;
T_23.4 ;
    %load/vec4 v0xaaaad6fefe50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0xaaaad6ff02c0_0;
    %load/vec4 v0xaaaad6fefe50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xaaaad6fefe50_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaad6ff00f0_0, 0;
    %load/vec4 v0xaaaad6fefe50_0;
    %assign/vec4 v0xaaaad6ff01e0_0, 0;
T_23.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad6fefe50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad6fefe50_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %end;
    .scope S_0xaaaad6f765b0;
t_8 %join;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xaaaad6ff00f0_0;
    %or/r;
    %load/vec4 v0xaaaad6ff02c0_0;
    %load/vec4 v0xaaaad6ff00f0_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad6ff00f0_0, 0;
T_23.8 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_arb.sv";
