<?xml version="1.0" encoding="UTF-8"?>
<module id="EMIF" HW_revision="" XML_version="1" description="External Memory Interface">
     <register id="RCSR" acronym="RCSR" offset="0x00" width="32" description="This register reflects the revision code of the module. ">
<bitfield id="BE" width="1" begin="31" end="31" resetval="1" description="Big Endian. Reflects whether the EMIF is in big-endian or little-endian mode." range="" rwaccess="R">
<bitenum id="LITTLE" value="0" token="LITTLE" description="Little-endian mode" />
<bitenum id="BIG" value="1" token="BIG" description="Big-endian mode" />
</bitfield>
<bitfield id="FR" width="1" begin="30" end="30" resetval="1" description="Full Rate. Reflects whether the EMIF is set to operate at full or half rate." range="" rwaccess="R">
<bitenum id="HALFRATE" value="0" token="HALFRATE" description="Operating in Half Rate " />
<bitenum id="FULLRATE" value="1" token="FULLRATE" description="Operating in Full Rate" />
</bitfield>
<bitfield id="MODULE_ID" width="14" begin="29" end="16" resetval="15" description="Module identification. EMIF: Fh = asynchronous mode" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR_REVISION" width="8" begin="15" end="8" resetval="2" description="Major Revision. EMIF code revisions are indicated by a revision code taking the format MAJOR_REVISION.MINOR_REVISION." range="" rwaccess="R"></bitfield>
<bitfield id="MINOR_REVISION" width="8" begin="7" end="0" resetval="1" description="Minor Revision. EMIF code revisions are indicated by a revision code taking the format MAJOR_REVISION.MINOR_REVISION." range="" rwaccess="R"></bitfield>
</register>
     <register id="AWCCR" acronym="AWCCR" offset="0x0004" width="32" description="Asynchronous Wait Cycle Configuration Register">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WP0" width="1" begin="28" end="28" resetval="1" description="WAIT polarity bit. This bit defines the polarity of the EM_WAIT pin. 0: Insert wait cycles if EM_WAIT is low. 1: Insert wait cycles if EM_WAIT is high." range="" rwaccess="RW">
<bitenum id="WAITLOW" value="0" token="WAITLOW" description="Insert wait cycles if EM_WAIT is low" />
<bitenum id="WAITHIGH" value="1" token="WAITHIGH" description="Insert wait cycles if EM_WAIT is high." />
</bitfield>
<bitfield id="_RESV_3" width="20" begin="27" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MEWC" width="8" begin="7" end="0" resetval="128" description="Maximum External Wait Cycles The EMIF will wait for  (MEWC + 1)*16 clock cycles before an extended asynchronous cycle is terminated." range="" rwaccess="RW"></bitfield>
</register>
     <register id="A1CR" acronym="A1CR" offset="0x0010" width="32" description="Asynchronous Bank 1 Configuration Register">
<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe bit. This bit defines whether the asynchronous interface operates in Normal mode or Select Strobe mode. Set to 1select Strobe mode is enabled. " range="" rwaccess="RW"></bitfield>
<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extend Wait bit. This bit defines whether extended wait cycles will be enabled. This bit field must be cleared to 0, if the EMIF on your device does not have a EM_WAIT pin." range="" rwaccess="RW"></bitfield>
<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="15" description="WritWrite setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="63" description="Write strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="15" description="Read setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="63" description="Read strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Minimum Turn-Around time. This field defines the minimum number of EMIF clock cycles between the end of one asynchronous access and the start of another, minus 1 cycle. This delay is not incurred by a read followed by a read or a write followed by a write to the same CS space." range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous data bus width. This bit defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus" />
<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus" />
</bitfield>
</register>
     <register id="A2CR" acronym="A2CR" offset="0x0014" width="32" description="Asynchronous Bank 2 Configuration Register">
<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe bit. This bit defines whether the asynchronous interface operates in Normal mode or Select Strobe mode. Set to 1select Strobe mode is enabled. " range="" rwaccess="RW"></bitfield>
<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extend Wait bit. This bit defines whether extended wait cycles will be enabled. This bit field must be cleared to 0, if the EMIF on your device does not have a EM_WAIT pin." range="" rwaccess="RW"></bitfield>
<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="15" description="WritWrite setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="63" description="Write strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="15" description="Read setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="63" description="Read strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Minimum Turn-Around time. This field defines the minimum number of EMIF clock cycles between the end of one asynchronous access and the start of another, minus 1 cycle. This delay is not incurred by a read followed by a read or a write followed by a write to the same CS space." range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous data bus width. This bit defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus" />
<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus" />
</bitfield>
</register>
     <register id="A3CR" acronym="A3CR" offset="0x0018" width="32" description="Asynchronous Bank 3 Configuration Register">
<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe bit. This bit defines whether the asynchronous interface operates in Normal mode or Select Strobe mode. Set to 1select Strobe mode is enabled. " range="" rwaccess="RW"></bitfield>
<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extend Wait bit. This bit defines whether extended wait cycles will be enabled. This bit field must be cleared to 0, if the EMIF on your device does not have a EM_WAIT pin." range="" rwaccess="RW"></bitfield>
<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="15" description="WritWrite setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="63" description="Write strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="15" description="Read setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="63" description="Read strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Minimum Turn-Around time. This field defines the minimum number of EMIF clock cycles between the end of one asynchronous access and the start of another, minus 1 cycle. This delay is not incurred by a read followed by a read or a write followed by a write to the same CS space." range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous data bus width. This bit defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus" />
<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus" />
</bitfield>
</register>
     <register id="A4CR" acronym="A4CR" offset="0x001C" width="32" description="Asynchronous Bank 4 Configuration Register">
<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe bit. This bit defines whether the asynchronous interface operates in Normal mode or Select Strobe mode. Set to 1select Strobe mode is enabled. " range="" rwaccess="RW"></bitfield>
<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extend Wait bit. This bit defines whether extended wait cycles will be enabled. This bit field must be cleared to 0, if the EMIF on your device does not have a EM_WAIT pin." range="" rwaccess="RW"></bitfield>
<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="15" description="WritWrite setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="63" description="Write strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="15" description="Read setup width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="63" description="Read strobe width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width in EMIF clock cycles, minus 1 cycle." range="" rwaccess="RW"></bitfield>
<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Minimum Turn-Around time. This field defines the minimum number of EMIF clock cycles between the end of one asynchronous access and the start of another, minus 1 cycle. This delay is not incurred by a read followed by a read or a write followed by a write to the same CS space." range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous data bus width. This bit defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus" />
<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus" />
</bitfield>
</register>
     <register id="EIRR" acronym="EIRR" offset="0x0040" width="32" description="EMIF Interrupt Raw Register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WR" width="1" begin="2" end="2" resetval="0" description="Wait Rise. This bit is set to 1 by hardware to indicate that a rising edge on the EM_WAIT pin has occurred." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AT" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle the EM_WAIT pin did not go inactive within the number of cycles defined by the MEWC field in the asynchronous wait cycle configuration register (AWCCR)." range="" rwaccess="RW"></bitfield>
</register>
     <register id="EIMR" acronym="EIMR" offset="0x0044" width="32" description="EMIF Interrupt Mask Register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WRM" width="1" begin="2" end="2" resetval="0" description="Wait Rise Masked. This bit is set to 1 by hardware to indicate a rising edge has occurred on the EM_WAIT pin, provided that the WRMSET bit is set to 1 in the EMIF interrupt mask set register (EIMSR)." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ATM" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Masked. This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle the EM_WAIT pin did not go inactive within the number of cycles defined by the MEWC field in the asynchronous wait cycle configuration register (AWCCR), provided that the ATMSET bit is set to 1 in the EMIF interrupt mask set register (EIMSR)." range="" rwaccess="RW"></bitfield>
</register>
     <register id="EIMSR" acronym="EIMSR" offset="0x0048" width="32" description="EMIF Interrupt Mask Set Register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WRMSET" width="1" begin="2" end="2" resetval="0" description="Wait Rise Mask Set. This bit determines whether or not the wait rise Interrupt is enabled. Writing a 1 to this bit sets this bit, sets the WRMCLR bit in the EMIF interrupt mask clear register (EIMCR), and enables the wait rise interrupt. To clear this bit, a 1 must be written to the WRMCLR bit in EIMCR." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ATMSET" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Set. This bit determines whether or not the asynchronous timeout interrupt is enabled. Writing a 1 to this bit sets this bit, sets the ATMCLR bit in the EMIF interrupt mask clear register (EIMCR), and enables the asynchronous timeout interrupt. To clear this bit, a 1 must be written to the ATMCLR bit in EIMCR." range="" rwaccess="RW"></bitfield>
</register>
     <register id="EIMCR" acronym="EIMCR" offset="0x004C" width="32" description="EMIF Interrupt Mask Clear Register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WRMCLR" width="1" begin="2" end="2" resetval="0" description="Wait Rise Mask Clear. This bit determines whether or not the wait rise interrupt is enabled. Writing a 1 to this bit clears this bit, clears the WRMSET bit in the EMIF interrupt mask set register (EIMSR), and disables the wait rise interrupt. To set this bit, a 1 must be written to the WRMSET bit in EIMSR." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ATMCLR" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Clear. This bit determines whether or not the asynchronous timeout interrupt is enabled. Writing a 1 to this bit clears this bit, clears the ATMSET bit in the EMIF interrupt mask set register (EIMSR), and disables the asynchronous timeout interrupt. To set this bit, a 1 must be written to the ATMSET bit in EIMSR." range="" rwaccess="RW"></bitfield>
</register>
     <register id="NANDFCR" acronym="NANDFCR" offset="0x0060" width="32" description="NAND Flash Control Register">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CS5ECC" width="1" begin="11" end="11" resetval="0" description="NAND Flash ECC start for chip select 5. Set to 1 to start ECC calculation on data for NAND Flash on EM_CS[5]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS4ECC" width="1" begin="10" end="10" resetval="0" description="NAND Flash ECC start for chip select 4. Set to 1 to start ECC calculation on data for NAND Flash on EM_CS[4]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS3ECC" width="1" begin="9" end="9" resetval="0" description="NAND Flash ECC start for chip select 3. Set to 1 to start ECC calculation on data for NAND Flash on EM_CS[3]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS2ECC" width="1" begin="8" end="8" resetval="0" description="NAND Flash ECC start for chip select 2. Set to 1 to start ECC calculation on data for NAND Flash on EM_CS[2]" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_6" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CS5NAND" width="1" begin="3" end="3" resetval="0" description="NAND Flash mode for chip select 5. Set to 1 if using NAND Flash on EM_CS[5]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS4NAND" width="1" begin="2" end="2" resetval="0" description="NAND Flash mode for chip select 4. Set to 1 if using NAND Flash on EM_CS[4]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS3NAND" width="1" begin="1" end="1" resetval="0" description="NAND Flash mode for chip select 3. Set to 1 if using NAND Flash on EM_CS[3]" range="" rwaccess="RW"></bitfield>
<bitfield id="CS2NAND" width="1" begin="0" end="0" resetval="0" description="NAND Flash mode for chip select 2. Set to 1 if using NAND Flash on EM_CS[2]" range="" rwaccess="RW"></bitfield>
</register>
     <register id="NANDFSR" acronym="NANDFSR" offset="0x0064" width="32" description="NAND Flash Status Register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WAITST" width="4" begin="3" end="0" resetval="0" description="Raw status of the EM_WAIT input pin. The WP0 bit in the asynchronous wait cycle configuration register (AWCCR) has no effect on WAITST." range="" rwaccess="R"></bitfield>
</register>
     <register id="NANDF1ECC" acronym="NANDF1ECC" offset="0x0070" width="32" description="NAND Flash 1 ECC Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.       For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_14" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.       For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
     <register id="NANDF2ECC" acronym="NANDF2ECC" offset="0x0074" width="32" description="NAND Flash 2 ECC Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities       For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_14" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.       For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
     <register id="NANDF3ECC" acronym="NANDF3ECC" offset="0x0078" width="32" description="NAND Flash 3 ECC Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_14" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.       For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
     <register id="NANDF4ECC" acronym="NANDF4ECC" offset="0x007C" width="32" description="NAND Flash 4 ECC Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.        For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_14" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.        For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R"></bitfield>
<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"></bitfield>
<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
</module>
