Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Wed May 11 15:11:11 2016
| Host         : Tambara-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file sem_0_sem_vio_control_sets_placed.rpt
| Design       : sem_0_sem_vio
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------+----------------------------------+------------------+----------------+
| Clock Signal | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+---------------+----------------------------------+------------------+----------------+
|              |               | inst/PROBE_IN_INST/addr_count[0] |                5 |              8 |
|  clk         |               |                                  |                7 |              8 |
|              |               | inst/DECODER_INST/clear          |                7 |             40 |
|  clk         |               | inst/DECODER_INST/clear          |                7 |             41 |
|              |               |                                  |               26 |             90 |
+--------------+---------------+----------------------------------+------------------+----------------+


