#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LED0 */
#define LED0__0__DR CYREG_GPIO_PRT0_DR
#define LED0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED0__0__HSIOM_MASK 0x0000000Fu
#define LED0__0__HSIOM_SHIFT 0u
#define LED0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED0__0__INTR CYREG_GPIO_PRT0_INTR
#define LED0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED0__0__MASK 0x01u
#define LED0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED0__0__PC CYREG_GPIO_PRT0_PC
#define LED0__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED0__0__PORT 0u
#define LED0__0__PS CYREG_GPIO_PRT0_PS
#define LED0__0__SHIFT 0
#define LED0__DR CYREG_GPIO_PRT0_DR
#define LED0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED0__INTR CYREG_GPIO_PRT0_INTR
#define LED0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED0__MASK 0x01u
#define LED0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED0__PC CYREG_GPIO_PRT0_PC
#define LED0__PC2 CYREG_GPIO_PRT0_PC2
#define LED0__PORT 0u
#define LED0__PS CYREG_GPIO_PRT0_PS
#define LED0__SHIFT 0

/* LED1 */
#define LED1__0__DR CYREG_GPIO_PRT0_DR
#define LED1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED1__0__HSIOM_MASK 0x000000F0u
#define LED1__0__HSIOM_SHIFT 4u
#define LED1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED1__0__INTR CYREG_GPIO_PRT0_INTR
#define LED1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED1__0__MASK 0x02u
#define LED1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED1__0__PC CYREG_GPIO_PRT0_PC
#define LED1__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED1__0__PORT 0u
#define LED1__0__PS CYREG_GPIO_PRT0_PS
#define LED1__0__SHIFT 1
#define LED1__DR CYREG_GPIO_PRT0_DR
#define LED1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED1__INTR CYREG_GPIO_PRT0_INTR
#define LED1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED1__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED1__MASK 0x02u
#define LED1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED1__PC CYREG_GPIO_PRT0_PC
#define LED1__PC2 CYREG_GPIO_PRT0_PC2
#define LED1__PORT 0u
#define LED1__PS CYREG_GPIO_PRT0_PS
#define LED1__SHIFT 1

/* LED2 */
#define LED2__0__DR CYREG_GPIO_PRT0_DR
#define LED2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED2__0__HSIOM_MASK 0x00000F00u
#define LED2__0__HSIOM_SHIFT 8u
#define LED2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED2__0__INTR CYREG_GPIO_PRT0_INTR
#define LED2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED2__0__MASK 0x04u
#define LED2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED2__0__PC CYREG_GPIO_PRT0_PC
#define LED2__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED2__0__PORT 0u
#define LED2__0__PS CYREG_GPIO_PRT0_PS
#define LED2__0__SHIFT 2
#define LED2__DR CYREG_GPIO_PRT0_DR
#define LED2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED2__INTR CYREG_GPIO_PRT0_INTR
#define LED2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED2__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED2__MASK 0x04u
#define LED2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED2__PC CYREG_GPIO_PRT0_PC
#define LED2__PC2 CYREG_GPIO_PRT0_PC2
#define LED2__PORT 0u
#define LED2__PS CYREG_GPIO_PRT0_PS
#define LED2__SHIFT 2

/* LED3 */
#define LED3__0__DR CYREG_GPIO_PRT0_DR
#define LED3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED3__0__HSIOM_MASK 0x0000F000u
#define LED3__0__HSIOM_SHIFT 12u
#define LED3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED3__0__INTR CYREG_GPIO_PRT0_INTR
#define LED3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED3__0__MASK 0x08u
#define LED3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED3__0__PC CYREG_GPIO_PRT0_PC
#define LED3__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED3__0__PORT 0u
#define LED3__0__PS CYREG_GPIO_PRT0_PS
#define LED3__0__SHIFT 3
#define LED3__DR CYREG_GPIO_PRT0_DR
#define LED3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED3__INTR CYREG_GPIO_PRT0_INTR
#define LED3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED3__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED3__MASK 0x08u
#define LED3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED3__PC CYREG_GPIO_PRT0_PC
#define LED3__PC2 CYREG_GPIO_PRT0_PC2
#define LED3__PORT 0u
#define LED3__PS CYREG_GPIO_PRT0_PS
#define LED3__SHIFT 3

/* LED4 */
#define LED4__0__DR CYREG_GPIO_PRT0_DR
#define LED4__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED4__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED4__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED4__0__HSIOM_MASK 0x000F0000u
#define LED4__0__HSIOM_SHIFT 16u
#define LED4__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED4__0__INTR CYREG_GPIO_PRT0_INTR
#define LED4__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED4__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED4__0__MASK 0x10u
#define LED4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED4__0__PC CYREG_GPIO_PRT0_PC
#define LED4__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED4__0__PORT 0u
#define LED4__0__PS CYREG_GPIO_PRT0_PS
#define LED4__0__SHIFT 4
#define LED4__DR CYREG_GPIO_PRT0_DR
#define LED4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED4__INTR CYREG_GPIO_PRT0_INTR
#define LED4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED4__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED4__MASK 0x10u
#define LED4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED4__PC CYREG_GPIO_PRT0_PC
#define LED4__PC2 CYREG_GPIO_PRT0_PC2
#define LED4__PORT 0u
#define LED4__PS CYREG_GPIO_PRT0_PS
#define LED4__SHIFT 4

/* LED5 */
#define LED5__0__DR CYREG_GPIO_PRT0_DR
#define LED5__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED5__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED5__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED5__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED5__0__HSIOM_MASK 0x00F00000u
#define LED5__0__HSIOM_SHIFT 20u
#define LED5__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED5__0__INTR CYREG_GPIO_PRT0_INTR
#define LED5__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED5__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED5__0__MASK 0x20u
#define LED5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED5__0__PC CYREG_GPIO_PRT0_PC
#define LED5__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED5__0__PORT 0u
#define LED5__0__PS CYREG_GPIO_PRT0_PS
#define LED5__0__SHIFT 5
#define LED5__DR CYREG_GPIO_PRT0_DR
#define LED5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED5__INTR CYREG_GPIO_PRT0_INTR
#define LED5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED5__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED5__MASK 0x20u
#define LED5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED5__PC CYREG_GPIO_PRT0_PC
#define LED5__PC2 CYREG_GPIO_PRT0_PC2
#define LED5__PORT 0u
#define LED5__PS CYREG_GPIO_PRT0_PS
#define LED5__SHIFT 5

/* LED6 */
#define LED6__0__DR CYREG_GPIO_PRT1_DR
#define LED6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED6__0__HSIOM_MASK 0x0000000Fu
#define LED6__0__HSIOM_SHIFT 0u
#define LED6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED6__0__INTR CYREG_GPIO_PRT1_INTR
#define LED6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED6__0__MASK 0x01u
#define LED6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED6__0__PC CYREG_GPIO_PRT1_PC
#define LED6__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED6__0__PORT 1u
#define LED6__0__PS CYREG_GPIO_PRT1_PS
#define LED6__0__SHIFT 0
#define LED6__DR CYREG_GPIO_PRT1_DR
#define LED6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED6__INTR CYREG_GPIO_PRT1_INTR
#define LED6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED6__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED6__MASK 0x01u
#define LED6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED6__PC CYREG_GPIO_PRT1_PC
#define LED6__PC2 CYREG_GPIO_PRT1_PC2
#define LED6__PORT 1u
#define LED6__PS CYREG_GPIO_PRT1_PS
#define LED6__SHIFT 0

/* DEBUG_rx */
#define DEBUG_rx__0__DR CYREG_GPIO_PRT1_DR
#define DEBUG_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DEBUG_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DEBUG_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DEBUG_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DEBUG_rx__0__HSIOM_MASK 0x000F0000u
#define DEBUG_rx__0__HSIOM_SHIFT 16u
#define DEBUG_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define DEBUG_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DEBUG_rx__0__MASK 0x10u
#define DEBUG_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_rx__0__PC CYREG_GPIO_PRT1_PC
#define DEBUG_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define DEBUG_rx__0__PORT 1u
#define DEBUG_rx__0__PS CYREG_GPIO_PRT1_PS
#define DEBUG_rx__0__SHIFT 4
#define DEBUG_rx__DR CYREG_GPIO_PRT1_DR
#define DEBUG_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DEBUG_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DEBUG_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DEBUG_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_rx__INTR CYREG_GPIO_PRT1_INTR
#define DEBUG_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define DEBUG_rx__MASK 0x10u
#define DEBUG_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_rx__PC CYREG_GPIO_PRT1_PC
#define DEBUG_rx__PC2 CYREG_GPIO_PRT1_PC2
#define DEBUG_rx__PORT 1u
#define DEBUG_rx__PS CYREG_GPIO_PRT1_PS
#define DEBUG_rx__SHIFT 4

/* DEBUG_SCB */
#define DEBUG_SCB__CTRL CYREG_SCB0_CTRL
#define DEBUG_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define DEBUG_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define DEBUG_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define DEBUG_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define DEBUG_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define DEBUG_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define DEBUG_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define DEBUG_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define DEBUG_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define DEBUG_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define DEBUG_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define DEBUG_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define DEBUG_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define DEBUG_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define DEBUG_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define DEBUG_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define DEBUG_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define DEBUG_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define DEBUG_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define DEBUG_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define DEBUG_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define DEBUG_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define DEBUG_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define DEBUG_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define DEBUG_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define DEBUG_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define DEBUG_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define DEBUG_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define DEBUG_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define DEBUG_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define DEBUG_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define DEBUG_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define DEBUG_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define DEBUG_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define DEBUG_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define DEBUG_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define DEBUG_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define DEBUG_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define DEBUG_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define DEBUG_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define DEBUG_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define DEBUG_SCB__INTR_M CYREG_SCB0_INTR_M
#define DEBUG_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define DEBUG_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define DEBUG_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define DEBUG_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define DEBUG_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define DEBUG_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define DEBUG_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define DEBUG_SCB__INTR_S CYREG_SCB0_INTR_S
#define DEBUG_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define DEBUG_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define DEBUG_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define DEBUG_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define DEBUG_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define DEBUG_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define DEBUG_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define DEBUG_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define DEBUG_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define DEBUG_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define DEBUG_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define DEBUG_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define DEBUG_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define DEBUG_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define DEBUG_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define DEBUG_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define DEBUG_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define DEBUG_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define DEBUG_SCB__SS0_POSISTION 0u
#define DEBUG_SCB__SS1_POSISTION 1u
#define DEBUG_SCB__SS2_POSISTION 2u
#define DEBUG_SCB__SS3_POSISTION 3u
#define DEBUG_SCB__STATUS CYREG_SCB0_STATUS
#define DEBUG_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define DEBUG_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define DEBUG_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define DEBUG_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define DEBUG_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define DEBUG_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define DEBUG_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define DEBUG_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define DEBUG_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* DEBUG_SCBCLK */
#define DEBUG_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define DEBUG_SCBCLK__DIV_ID 0x00000041u
#define DEBUG_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define DEBUG_SCBCLK__PA_DIV_ID 0x000000FFu

/* DEBUG_tx */
#define DEBUG_tx__0__DR CYREG_GPIO_PRT1_DR
#define DEBUG_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DEBUG_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DEBUG_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DEBUG_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DEBUG_tx__0__HSIOM_MASK 0x00F00000u
#define DEBUG_tx__0__HSIOM_SHIFT 20u
#define DEBUG_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define DEBUG_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DEBUG_tx__0__MASK 0x20u
#define DEBUG_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define DEBUG_tx__0__OUT_SEL_SHIFT 10u
#define DEBUG_tx__0__OUT_SEL_VAL -1u
#define DEBUG_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_tx__0__PC CYREG_GPIO_PRT1_PC
#define DEBUG_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define DEBUG_tx__0__PORT 1u
#define DEBUG_tx__0__PS CYREG_GPIO_PRT1_PS
#define DEBUG_tx__0__SHIFT 5
#define DEBUG_tx__DR CYREG_GPIO_PRT1_DR
#define DEBUG_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DEBUG_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DEBUG_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DEBUG_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_tx__INTR CYREG_GPIO_PRT1_INTR
#define DEBUG_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DEBUG_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define DEBUG_tx__MASK 0x20u
#define DEBUG_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DEBUG_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DEBUG_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DEBUG_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DEBUG_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DEBUG_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DEBUG_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DEBUG_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DEBUG_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DEBUG_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DEBUG_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DEBUG_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DEBUG_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DEBUG_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DEBUG_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DEBUG_tx__PC CYREG_GPIO_PRT1_PC
#define DEBUG_tx__PC2 CYREG_GPIO_PRT1_PC2
#define DEBUG_tx__PORT 1u
#define DEBUG_tx__PS CYREG_GPIO_PRT1_PS
#define DEBUG_tx__SHIFT 5

/* GPIO_0 */
#define GPIO_0__0__DR CYREG_GPIO_PRT2_DR
#define GPIO_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GPIO_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GPIO_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GPIO_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GPIO_0__0__HSIOM_MASK 0x00F00000u
#define GPIO_0__0__HSIOM_SHIFT 20u
#define GPIO_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_0__0__INTR CYREG_GPIO_PRT2_INTR
#define GPIO_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GPIO_0__0__MASK 0x20u
#define GPIO_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_0__0__PC CYREG_GPIO_PRT2_PC
#define GPIO_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define GPIO_0__0__PORT 2u
#define GPIO_0__0__PS CYREG_GPIO_PRT2_PS
#define GPIO_0__0__SHIFT 5
#define GPIO_0__DR CYREG_GPIO_PRT2_DR
#define GPIO_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GPIO_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GPIO_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GPIO_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_0__INTR CYREG_GPIO_PRT2_INTR
#define GPIO_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GPIO_0__MASK 0x20u
#define GPIO_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_0__PC CYREG_GPIO_PRT2_PC
#define GPIO_0__PC2 CYREG_GPIO_PRT2_PC2
#define GPIO_0__PORT 2u
#define GPIO_0__PS CYREG_GPIO_PRT2_PS
#define GPIO_0__SHIFT 5

/* GPIO_1 */
#define GPIO_1__0__DR CYREG_GPIO_PRT2_DR
#define GPIO_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GPIO_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GPIO_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GPIO_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GPIO_1__0__HSIOM_MASK 0xF0000000u
#define GPIO_1__0__HSIOM_SHIFT 28u
#define GPIO_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_1__0__INTR CYREG_GPIO_PRT2_INTR
#define GPIO_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GPIO_1__0__MASK 0x80u
#define GPIO_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_1__0__PC CYREG_GPIO_PRT2_PC
#define GPIO_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define GPIO_1__0__PORT 2u
#define GPIO_1__0__PS CYREG_GPIO_PRT2_PS
#define GPIO_1__0__SHIFT 7
#define GPIO_1__DR CYREG_GPIO_PRT2_DR
#define GPIO_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GPIO_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GPIO_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GPIO_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_1__INTR CYREG_GPIO_PRT2_INTR
#define GPIO_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GPIO_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define GPIO_1__MASK 0x80u
#define GPIO_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_1__PC CYREG_GPIO_PRT2_PC
#define GPIO_1__PC2 CYREG_GPIO_PRT2_PC2
#define GPIO_1__PORT 2u
#define GPIO_1__PS CYREG_GPIO_PRT2_PS
#define GPIO_1__SHIFT 7

/* I2C_SCB */
#define I2C_SCB__CTRL CYREG_SCB1_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB1_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 1u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_scl */
#define I2C_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_scl__0__HSIOM_MASK 0x00F00000u
#define I2C_scl__0__HSIOM_SHIFT 20u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__MASK 0x20u
#define I2C_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__0__PORT 3u
#define I2C_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__0__SHIFT 5
#define I2C_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__MASK 0x20u
#define I2C_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__PORT 3u
#define I2C_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__SHIFT 5

/* I2C_sda */
#define I2C_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_sda__0__HSIOM_MASK 0x000F0000u
#define I2C_sda__0__HSIOM_SHIFT 16u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__MASK 0x10u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__0__PORT 3u
#define I2C_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__0__SHIFT 4
#define I2C_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__MASK 0x10u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__PORT 3u
#define I2C_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__SHIFT 4

/* i2c_isr */
#define i2c_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define i2c_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define i2c_isr__INTC_MASK 0x40000u
#define i2c_isr__INTC_NUMBER 18u
#define i2c_isr__INTC_PRIOR_MASK 0xC00000u
#define i2c_isr__INTC_PRIOR_NUM 2u
#define i2c_isr__INTC_PRIOR_REG CYREG_CM0_IPR4
#define i2c_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define i2c_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* led_isr */
#define led_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define led_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define led_isr__INTC_MASK 0x20000u
#define led_isr__INTC_NUMBER 17u
#define led_isr__INTC_PRIOR_MASK 0xC000u
#define led_isr__INTC_PRIOR_NUM 3u
#define led_isr__INTC_PRIOR_REG CYREG_CM0_IPR4
#define led_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define led_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MOTOR1_1 */
#define MOTOR1_1__0__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MOTOR1_1__0__HSIOM_MASK 0xF0000000u
#define MOTOR1_1__0__HSIOM_SHIFT 28u
#define MOTOR1_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_1__0__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_1__0__MASK 0x80u
#define MOTOR1_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_1__0__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_1__0__PORT 1u
#define MOTOR1_1__0__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_1__0__SHIFT 7
#define MOTOR1_1__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_1__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_1__MASK 0x80u
#define MOTOR1_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_1__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_1__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_1__PORT 1u
#define MOTOR1_1__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_1__SHIFT 7

/* MOTOR1_2 */
#define MOTOR1_2__0__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MOTOR1_2__0__HSIOM_MASK 0x0000F000u
#define MOTOR1_2__0__HSIOM_SHIFT 12u
#define MOTOR1_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_2__0__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_2__0__MASK 0x08u
#define MOTOR1_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_2__0__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_2__0__PORT 1u
#define MOTOR1_2__0__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_2__0__SHIFT 3
#define MOTOR1_2__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_2__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_2__MASK 0x08u
#define MOTOR1_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_2__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_2__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_2__PORT 1u
#define MOTOR1_2__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_2__SHIFT 3

/* MOTOR2_1 */
#define MOTOR2_1__0__DR CYREG_GPIO_PRT0_DR
#define MOTOR2_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MOTOR2_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MOTOR2_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MOTOR2_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MOTOR2_1__0__HSIOM_MASK 0xF0000000u
#define MOTOR2_1__0__HSIOM_SHIFT 28u
#define MOTOR2_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MOTOR2_1__0__INTR CYREG_GPIO_PRT0_INTR
#define MOTOR2_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MOTOR2_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define MOTOR2_1__0__MASK 0x80u
#define MOTOR2_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOTOR2_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOTOR2_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOTOR2_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOTOR2_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOTOR2_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOTOR2_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOTOR2_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOTOR2_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOTOR2_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOTOR2_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOTOR2_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOTOR2_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOTOR2_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOTOR2_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOTOR2_1__0__PC CYREG_GPIO_PRT0_PC
#define MOTOR2_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define MOTOR2_1__0__PORT 0u
#define MOTOR2_1__0__PS CYREG_GPIO_PRT0_PS
#define MOTOR2_1__0__SHIFT 7
#define MOTOR2_1__DR CYREG_GPIO_PRT0_DR
#define MOTOR2_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MOTOR2_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MOTOR2_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MOTOR2_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MOTOR2_1__INTR CYREG_GPIO_PRT0_INTR
#define MOTOR2_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MOTOR2_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define MOTOR2_1__MASK 0x80u
#define MOTOR2_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOTOR2_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOTOR2_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOTOR2_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOTOR2_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOTOR2_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOTOR2_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOTOR2_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOTOR2_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOTOR2_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOTOR2_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOTOR2_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOTOR2_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOTOR2_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOTOR2_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOTOR2_1__PC CYREG_GPIO_PRT0_PC
#define MOTOR2_1__PC2 CYREG_GPIO_PRT0_PC2
#define MOTOR2_1__PORT 0u
#define MOTOR2_1__PS CYREG_GPIO_PRT0_PS
#define MOTOR2_1__SHIFT 7

/* MOTOR2_2 */
#define MOTOR2_2__0__DR CYREG_GPIO_PRT1_DR
#define MOTOR2_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR2_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR2_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR2_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MOTOR2_2__0__HSIOM_MASK 0x000000F0u
#define MOTOR2_2__0__HSIOM_SHIFT 4u
#define MOTOR2_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_2__0__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR2_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR2_2__0__MASK 0x02u
#define MOTOR2_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR2_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR2_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR2_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR2_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR2_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR2_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR2_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR2_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR2_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR2_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR2_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR2_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR2_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR2_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR2_2__0__PC CYREG_GPIO_PRT1_PC
#define MOTOR2_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR2_2__0__PORT 1u
#define MOTOR2_2__0__PS CYREG_GPIO_PRT1_PS
#define MOTOR2_2__0__SHIFT 1
#define MOTOR2_2__DR CYREG_GPIO_PRT1_DR
#define MOTOR2_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR2_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR2_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR2_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_2__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR2_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR2_2__MASK 0x02u
#define MOTOR2_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR2_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR2_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR2_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR2_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR2_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR2_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR2_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR2_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR2_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR2_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR2_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR2_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR2_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR2_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR2_2__PC CYREG_GPIO_PRT1_PC
#define MOTOR2_2__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR2_2__PORT 1u
#define MOTOR2_2__PS CYREG_GPIO_PRT1_PS
#define MOTOR2_2__SHIFT 1

/* MainClock */
#define MainClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define MainClock__DIV_ID 0x00000042u
#define MainClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define MainClock__PA_DIV_ID 0x000000FFu

/* PWM_MOTOR_PWMUDB */
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F02
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F12
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2

/* I2C_SCBCLK */
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000040u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* MOTOR1_PWM */
#define MOTOR1_PWM__0__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_PWM__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_PWM__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_PWM__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_PWM__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MOTOR1_PWM__0__HSIOM_MASK 0x0F000000u
#define MOTOR1_PWM__0__HSIOM_SHIFT 24u
#define MOTOR1_PWM__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_PWM__0__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_PWM__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_PWM__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_PWM__0__MASK 0x40u
#define MOTOR1_PWM__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define MOTOR1_PWM__0__OUT_SEL_SHIFT 12u
#define MOTOR1_PWM__0__OUT_SEL_VAL 2u
#define MOTOR1_PWM__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_PWM__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_PWM__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_PWM__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_PWM__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_PWM__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_PWM__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_PWM__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_PWM__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_PWM__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_PWM__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_PWM__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_PWM__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_PWM__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_PWM__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_PWM__0__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_PWM__0__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_PWM__0__PORT 1u
#define MOTOR1_PWM__0__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_PWM__0__SHIFT 6
#define MOTOR1_PWM__DR CYREG_GPIO_PRT1_DR
#define MOTOR1_PWM__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR1_PWM__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR1_PWM__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR1_PWM__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_PWM__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR1_PWM__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR1_PWM__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR1_PWM__MASK 0x40u
#define MOTOR1_PWM__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR1_PWM__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR1_PWM__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR1_PWM__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR1_PWM__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR1_PWM__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR1_PWM__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR1_PWM__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR1_PWM__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR1_PWM__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR1_PWM__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR1_PWM__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR1_PWM__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR1_PWM__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR1_PWM__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR1_PWM__PC CYREG_GPIO_PRT1_PC
#define MOTOR1_PWM__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR1_PWM__PORT 1u
#define MOTOR1_PWM__PS CYREG_GPIO_PRT1_PS
#define MOTOR1_PWM__SHIFT 6

/* MOTOR2_PWM */
#define MOTOR2_PWM__0__DR CYREG_GPIO_PRT1_DR
#define MOTOR2_PWM__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR2_PWM__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR2_PWM__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR2_PWM__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MOTOR2_PWM__0__HSIOM_MASK 0x00000F00u
#define MOTOR2_PWM__0__HSIOM_SHIFT 8u
#define MOTOR2_PWM__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_PWM__0__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR2_PWM__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_PWM__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR2_PWM__0__MASK 0x04u
#define MOTOR2_PWM__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define MOTOR2_PWM__0__OUT_SEL_SHIFT 4u
#define MOTOR2_PWM__0__OUT_SEL_VAL 2u
#define MOTOR2_PWM__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR2_PWM__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR2_PWM__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR2_PWM__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR2_PWM__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR2_PWM__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR2_PWM__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR2_PWM__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR2_PWM__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR2_PWM__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR2_PWM__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR2_PWM__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR2_PWM__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR2_PWM__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR2_PWM__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR2_PWM__0__PC CYREG_GPIO_PRT1_PC
#define MOTOR2_PWM__0__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR2_PWM__0__PORT 1u
#define MOTOR2_PWM__0__PS CYREG_GPIO_PRT1_PS
#define MOTOR2_PWM__0__SHIFT 2
#define MOTOR2_PWM__DR CYREG_GPIO_PRT1_DR
#define MOTOR2_PWM__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MOTOR2_PWM__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MOTOR2_PWM__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MOTOR2_PWM__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_PWM__INTR CYREG_GPIO_PRT1_INTR
#define MOTOR2_PWM__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MOTOR2_PWM__INTSTAT CYREG_GPIO_PRT1_INTR
#define MOTOR2_PWM__MASK 0x04u
#define MOTOR2_PWM__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MOTOR2_PWM__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MOTOR2_PWM__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MOTOR2_PWM__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MOTOR2_PWM__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MOTOR2_PWM__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MOTOR2_PWM__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MOTOR2_PWM__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MOTOR2_PWM__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MOTOR2_PWM__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MOTOR2_PWM__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MOTOR2_PWM__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MOTOR2_PWM__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MOTOR2_PWM__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MOTOR2_PWM__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MOTOR2_PWM__PC CYREG_GPIO_PRT1_PC
#define MOTOR2_PWM__PC2 CYREG_GPIO_PRT1_PC2
#define MOTOR2_PWM__PORT 1u
#define MOTOR2_PWM__PS CYREG_GPIO_PRT1_PS
#define MOTOR2_PWM__SHIFT 2

/* ENK_MOTOR1A */
#define ENK_MOTOR1A__0__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR1A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR1A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR1A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR1A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENK_MOTOR1A__0__HSIOM_MASK 0x0F000000u
#define ENK_MOTOR1A__0__HSIOM_SHIFT 24u
#define ENK_MOTOR1A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1A__0__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1A__0__MASK 0x40u
#define ENK_MOTOR1A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR1A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR1A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR1A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR1A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR1A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR1A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR1A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR1A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR1A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR1A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR1A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR1A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR1A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR1A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR1A__0__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR1A__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR1A__0__PORT 3u
#define ENK_MOTOR1A__0__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR1A__0__SHIFT 6
#define ENK_MOTOR1A__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR1A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR1A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR1A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR1A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1A__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1A__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1A__MASK 0x40u
#define ENK_MOTOR1A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR1A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR1A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR1A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR1A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR1A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR1A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR1A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR1A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR1A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR1A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR1A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR1A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR1A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR1A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR1A__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR1A__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR1A__PORT 3u
#define ENK_MOTOR1A__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR1A__SHIFT 6

/* ENK_MOTOR1B */
#define ENK_MOTOR1B__0__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR1B__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR1B__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR1B__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR1B__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENK_MOTOR1B__0__HSIOM_MASK 0xF0000000u
#define ENK_MOTOR1B__0__HSIOM_SHIFT 28u
#define ENK_MOTOR1B__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1B__0__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1B__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1B__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1B__0__MASK 0x80u
#define ENK_MOTOR1B__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR1B__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR1B__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR1B__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR1B__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR1B__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR1B__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR1B__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR1B__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR1B__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR1B__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR1B__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR1B__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR1B__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR1B__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR1B__0__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR1B__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR1B__0__PORT 3u
#define ENK_MOTOR1B__0__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR1B__0__SHIFT 7
#define ENK_MOTOR1B__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR1B__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR1B__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR1B__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR1B__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1B__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1B__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR1B__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR1B__MASK 0x80u
#define ENK_MOTOR1B__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR1B__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR1B__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR1B__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR1B__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR1B__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR1B__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR1B__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR1B__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR1B__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR1B__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR1B__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR1B__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR1B__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR1B__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR1B__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR1B__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR1B__PORT 3u
#define ENK_MOTOR1B__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR1B__SHIFT 7

/* ENK_MOTOR2A */
#define ENK_MOTOR2A__0__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR2A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR2A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR2A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR2A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENK_MOTOR2A__0__HSIOM_MASK 0x00000F00u
#define ENK_MOTOR2A__0__HSIOM_SHIFT 8u
#define ENK_MOTOR2A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2A__0__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2A__0__MASK 0x04u
#define ENK_MOTOR2A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR2A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR2A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR2A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR2A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR2A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR2A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR2A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR2A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR2A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR2A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR2A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR2A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR2A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR2A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR2A__0__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR2A__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR2A__0__PORT 3u
#define ENK_MOTOR2A__0__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR2A__0__SHIFT 2
#define ENK_MOTOR2A__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR2A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR2A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR2A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR2A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2A__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2A__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2A__MASK 0x04u
#define ENK_MOTOR2A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR2A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR2A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR2A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR2A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR2A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR2A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR2A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR2A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR2A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR2A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR2A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR2A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR2A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR2A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR2A__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR2A__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR2A__PORT 3u
#define ENK_MOTOR2A__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR2A__SHIFT 2

/* ENK_MOTOR2B */
#define ENK_MOTOR2B__0__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR2B__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR2B__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR2B__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR2B__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENK_MOTOR2B__0__HSIOM_MASK 0x0000F000u
#define ENK_MOTOR2B__0__HSIOM_SHIFT 12u
#define ENK_MOTOR2B__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2B__0__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2B__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2B__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2B__0__MASK 0x08u
#define ENK_MOTOR2B__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR2B__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR2B__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR2B__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR2B__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR2B__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR2B__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR2B__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR2B__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR2B__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR2B__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR2B__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR2B__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR2B__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR2B__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR2B__0__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR2B__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR2B__0__PORT 3u
#define ENK_MOTOR2B__0__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR2B__0__SHIFT 3
#define ENK_MOTOR2B__DR CYREG_GPIO_PRT3_DR
#define ENK_MOTOR2B__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENK_MOTOR2B__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENK_MOTOR2B__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENK_MOTOR2B__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2B__INTR CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2B__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENK_MOTOR2B__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENK_MOTOR2B__MASK 0x08u
#define ENK_MOTOR2B__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ENK_MOTOR2B__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ENK_MOTOR2B__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ENK_MOTOR2B__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ENK_MOTOR2B__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ENK_MOTOR2B__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ENK_MOTOR2B__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ENK_MOTOR2B__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ENK_MOTOR2B__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ENK_MOTOR2B__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ENK_MOTOR2B__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ENK_MOTOR2B__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ENK_MOTOR2B__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ENK_MOTOR2B__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ENK_MOTOR2B__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ENK_MOTOR2B__PC CYREG_GPIO_PRT3_PC
#define ENK_MOTOR2B__PC2 CYREG_GPIO_PRT3_PC2
#define ENK_MOTOR2B__PORT 3u
#define ENK_MOTOR2B__PS CYREG_GPIO_PRT3_PS
#define ENK_MOTOR2B__SHIFT 3

/* Timer_i2c_isr_cy_m0s8_tcpwm_1 */
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_led_isr_cy_m0s8_tcpwm_1 */
#define Timer_led_isr_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_led_isr_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_led_isr_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_led_isr_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_led_isr_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_led_isr_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_led_isr_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_led_isr_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_led_isr_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_led_isr_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_led_isr_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
#define CY_PROJECT_NAME "Project1_acc"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDR 5.0
#define CYDEV_VDDR_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
