# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller --top-module uart_controller --vpi --public-flat-rw --prefix Vtop -o uart_controller -LDFLAGS -Wl,-rpath,/Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/libs -L/Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-PINCONNECTEMPTY -Wno-UNUSEDSIGNAL -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC /Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_rx.sv /Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_tx.sv /Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_controller.sv"
S     12461 22723554  1767144710           0  1767144710           0 "udW9DUoUBy4muuGRGtACoE3DIZSdxod0LjlolBpG" "/Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_controller.sv"
S      3832 22722809  1767145667           0  1767145667           0 "Z244np1ohlOZtri89cUsrGsH9QYUJEAXyhFH09UZ" "/Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_rx.sv"
S      2756 22722810  1767144553           0  1767144553           0 "550lEdnBHCREDMA5BAqFnU0RvGBoaB5D9OH5815I" "/Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_tx.sv"
T      5682 22728632  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.cpp"
T      4039 22728631  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.h"
T      2332 22728642  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.mk"
T       669 22728630  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.cpp"
T       520 22728629  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.h"
T     15016 22728627  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.cpp"
T      1419 22728628  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.h"
T       290 22728639  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__TraceDecls__0__Slow.cpp"
T      6803 22728640  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0.cpp"
T     21514 22728638  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0__Slow.cpp"
T      6344 22728634  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root.h"
T     42008 22728637  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0.cpp"
T     17433 22728636  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0__Slow.cpp"
T      1412 22728635  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__Slow.cpp"
T       773 22728633  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__pch.h"
T      1905 22728643  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__ver.d"
T         0        0  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__verFiles.dat"
T      1753 22728641  1767145855           0  1767145855           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop_classes.mk"
S  11685136 19831263  1766044957           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 19831382  1766044957           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 19831383  1766044957           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
