// Seed: 2922813667
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input uwire module_1,
    output tri id_3,
    input tri1 id_4,
    input wire id_5
);
  wire id_7;
  xnor (id_0, id_1, id_4, id_5, id_7);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3
);
  wire id_5;
  module_0();
  wire id_6;
  notif0 (id_2, id_3, id_5);
endmodule
module module_3 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply0 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17
);
  wire id_19;
  module_0();
endmodule
