dram.v,verilog,xil_defaultlib,../../../../pipelinedCPU.srcs/sources_1/ip/dram/sim/dram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
