{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640282681446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640282681446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 23:34:41 2021 " "Processing started: Thu Dec 23 23:34:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640282681446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282681446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VexRiscv -c VexRiscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off VexRiscv -c VexRiscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282681447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640282681655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640282681655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VexRiscv.v 1 1 " "Using design file VexRiscv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640282690191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VexRiscv " "Elaborating entity \"VexRiscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640282690192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Cfu.v 1 1 " "Using design file Cfu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cfu " "Found entity 1: Cfu" {  } { { "Cfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/Cfu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640282690205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cfu Cfu:Cfu " "Elaborating entity \"Cfu\" for hierarchy \"Cfu:Cfu\"" {  } { { "VexRiscv.v" "Cfu" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690205 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(626) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(626): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690209 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(688) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(688): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690210 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(758) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(758): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690210 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(1660) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(1660)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1660 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690212 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6547) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6547)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6547 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6548) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6548)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6548 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6549) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6549)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6549 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7112) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7112)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7113) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7113)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7114) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7114)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7114 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7115) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7115)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7116) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7116)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690220 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(7785) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7785): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7785 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690221 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(7800) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7800): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7800 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7842) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7842)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7842 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7843) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7843)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7843 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(8109) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(8109)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 8109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690222 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(8110) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(8110)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 8110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282690222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VexRiscv_FullCfu.v 8 8 " "Using design file VexRiscv_FullCfu.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv_FullCfu " "Found entity 1: VexRiscv_FullCfu" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "2 SystemDebugger " "Found entity 2: SystemDebugger" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "3 JtagBridge " "Found entity 3: JtagBridge" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "4 StreamFork " "Found entity 4: StreamFork" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataCache " "Found entity 5: DataCache" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "6 InstructionCache " "Found entity 6: InstructionCache" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "7 FlowCCByToggle " "Found entity 7: FlowCCByToggle" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 8038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""} { "Info" "ISGN_ENTITY_NAME" "8 BufferCC " "Found entity 8: BufferCC" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 8103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282690223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640282690223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv_FullCfu VexRiscv_FullCfu:VexRiscv1 " "Elaborating entity \"VexRiscv_FullCfu\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\"" {  } { { "VexRiscv.v" "VexRiscv1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_CfuPlugin_CFU_IN_FLIGHT VexRiscv_FullCfu.v(522) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(522): object \"writeBack_CfuPlugin_CFU_IN_FLIGHT\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690261 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv_FullCfu.v(590) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(590): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690262 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv_FullCfu.v(716) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(716): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv_FullCfu.v(717) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(717): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv_FullCfu.v(727) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(727): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv_FullCfu.v(728) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(728): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv_FullCfu.v(738) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(738): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv_FullCfu.v(739) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(739): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv_FullCfu.v(749) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(749): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv_FullCfu.v(751) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(751): object \"lastStageInstruction\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv_FullCfu.v(752) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(752): object \"lastStagePc\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv_FullCfu.v(753) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(753): object \"lastStageIsValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv_FullCfu.v(754) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(754): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv_FullCfu.v(760) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(760): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv_FullCfu.v(762) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(762): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 762 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv_FullCfu.v(763) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(763): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 763 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv_FullCfu.v(764) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(764): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv_FullCfu.v(768) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(768): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv_FullCfu.v(769) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(769): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv_FullCfu.v(771) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(771): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690263 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv_FullCfu.v(781) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(781): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 781 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv_FullCfu.v(796) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(796): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv_FullCfu.v(797) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(797): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv_FullCfu.v(799) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(799): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv_FullCfu.v(809) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(809): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv_FullCfu.v(829) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(829): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv_FullCfu.v(830) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(830): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 830 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv_FullCfu.v(834) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(834): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv_FullCfu.v(835) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(835): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 835 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv_FullCfu.v(836) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(836): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv_FullCfu.v(837) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(837): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 837 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv_FullCfu.v(839) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(839): object \"contextSwitching\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv_FullCfu.v(847) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(847): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv_FullCfu.v(872) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(872): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690264 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv_FullCfu.v(890) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(890): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690265 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv_FullCfu.v(951) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(951): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690265 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_IBusCachedPlugin_rspCounter VexRiscv_FullCfu.v(955) " "Verilog HDL warning at VexRiscv_FullCfu.v(955): object _zz_IBusCachedPlugin_rspCounter used but never assigned" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 955 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640282690265 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_DBusCachedPlugin_rspCounter VexRiscv_FullCfu.v(1003) " "Verilog HDL warning at VexRiscv_FullCfu.v(1003): object _zz_DBusCachedPlugin_rspCounter used but never assigned" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1003 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640282690265 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv_FullCfu.v(1167) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1167): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690266 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv_FullCfu.v(1182) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1182): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690266 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv_FullCfu.v(1201) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1201): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690266 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle VexRiscv_FullCfu.v(1255) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1255): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690267 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_b_payload_resp VexRiscv_FullCfu.v(1527) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1527): object \"dbus_axi_b_payload_resp\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1527 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_r_payload_last VexRiscv_FullCfu.v(1532) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1532): object \"dbus_axi_r_payload_last\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_uncached VexRiscv_FullCfu.v(1548) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1548): object \"streamFork_1_io_outputs_0_thrown_payload_uncached\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1548 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_data VexRiscv_FullCfu.v(1550) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1550): object \"streamFork_1_io_outputs_0_thrown_payload_data\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_mask VexRiscv_FullCfu.v(1551) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1551): object \"streamFork_1_io_outputs_0_thrown_payload_mask\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_last VexRiscv_FullCfu.v(1553) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1553): object \"streamFork_1_io_outputs_0_thrown_payload_last\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_wr VexRiscv_FullCfu.v(1557) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1557): object \"streamFork_1_io_outputs_1_thrown_payload_wr\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_uncached VexRiscv_FullCfu.v(1558) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1558): object \"streamFork_1_io_outputs_1_thrown_payload_uncached\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_address VexRiscv_FullCfu.v(1559) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1559): object \"streamFork_1_io_outputs_1_thrown_payload_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_size VexRiscv_FullCfu.v(1562) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1562): object \"streamFork_1_io_outputs_1_thrown_payload_size\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1571) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1571): object \"decode_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1572) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1572): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1573) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1573): object \"_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_1_string VexRiscv_FullCfu.v(1574) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1574): object \"_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1575) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1575): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string VexRiscv_FullCfu.v(1576) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1576): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1577) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1577): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string VexRiscv_FullCfu.v(1578) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1578): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690269 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv_FullCfu.v(1579) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1579): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string VexRiscv_FullCfu.v(1580) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1580): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1581) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1581): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string VexRiscv_FullCfu.v(1582) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1582): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1583) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1583): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string VexRiscv_FullCfu.v(1584) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1584): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1585) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1585): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1586) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1586): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv_FullCfu.v(1587) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1587): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string VexRiscv_FullCfu.v(1588) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1588): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1589) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1589): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1590) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1590): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1591) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1591): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1592) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1592): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1593) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1593): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string VexRiscv_FullCfu.v(1594) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1594): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv_FullCfu.v(1595) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1595): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string VexRiscv_FullCfu.v(1596) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1596): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690270 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1597) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1597): object \"_zz_decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_1_string VexRiscv_FullCfu.v(1598) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1598): object \"_zz_decode_to_execute_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1598 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv_FullCfu.v(1599) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1599): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1599 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string VexRiscv_FullCfu.v(1600) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1600): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1600 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1601) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1601): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string VexRiscv_FullCfu.v(1602) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1602): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv_FullCfu.v(1603) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1603): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1603 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string VexRiscv_FullCfu.v(1604) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1604): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1605) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1605): object \"_zz_decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_1_string VexRiscv_FullCfu.v(1606) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1606): object \"_zz_decode_to_execute_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1607) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1607): object \"execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1608) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1608): object \"_zz_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv_FullCfu.v(1609) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1609): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1609 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1610) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1610): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv_FullCfu.v(1611) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1611): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1612) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1612): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1613) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1613): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690271 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1614) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1614): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1615) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1615): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1616) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1616): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1617) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1617): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1618) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1618): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1619) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1619): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1620) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1620): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1621) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1621): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1622) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1622): object \"_zz_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1623) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1623): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1624) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1624): object \"_zz_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv_FullCfu.v(1625) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1625): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1626) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1626): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1627) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1627): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1628) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1628): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_1_string VexRiscv_FullCfu.v(1629) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1629): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string VexRiscv_FullCfu.v(1630) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1630): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string VexRiscv_FullCfu.v(1631) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1631): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690272 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1632) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1632): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string VexRiscv_FullCfu.v(1633) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1633): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string VexRiscv_FullCfu.v(1634) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1634): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string VexRiscv_FullCfu.v(1635) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1635): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string VexRiscv_FullCfu.v(1636) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1636): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv_FullCfu.v(1637) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1637): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1637 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string VexRiscv_FullCfu.v(1638) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1638): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string VexRiscv_FullCfu.v(1639) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1639): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1639 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string VexRiscv_FullCfu.v(1640) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1640): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string VexRiscv_FullCfu.v(1641) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1641): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string VexRiscv_FullCfu.v(1642) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1642): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string VexRiscv_FullCfu.v(1643) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1643): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string VexRiscv_FullCfu.v(1644) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1644): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string VexRiscv_FullCfu.v(1645) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1645): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_8_string VexRiscv_FullCfu.v(1646) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1646): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_8_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1647) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1647): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690273 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1648) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1648): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1649) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1649): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1650) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1650): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1651) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1651): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1652) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1652): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1653) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1653): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1654) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1654): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1655) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1655): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1656) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1656): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1657) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1657): object \"decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690274 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4124) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4124): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 4124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690339 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4138) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4138): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 4138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690339 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4919) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4919): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 4919 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690345 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4933) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4933): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 4933 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690345 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_cache" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv_FullCfu.v(7797) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7797): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv_FullCfu.v(7799) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7799): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv_FullCfu.v(7829) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7829): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv_FullCfu.v(7831) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7831): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv_FullCfu.v(7832) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7832): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv_FullCfu.v(7836) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7836): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690715 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\"" {  } { { "VexRiscv_FullCfu.v" "dataCache_1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv_FullCfu.v(6976) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6976): object \"haltCpu\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690760 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv_FullCfu.v(6985) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6985): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6985 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690760 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv_FullCfu.v(6986) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6986): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6986 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690760 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv_FullCfu.v(6987) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6987): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6987 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690760 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv_FullCfu.v(6988) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6988): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv_FullCfu.v(6989) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6989): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6989 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv_FullCfu.v(6990) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6990): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv_FullCfu.v(7018) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7018): object \"stage0_isAmo\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv_FullCfu.v(7025) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7025): object \"stageA_isAmo\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv_FullCfu.v(7026) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7026): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv_FullCfu.v(7037) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7037): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7037 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv_FullCfu.v(7045) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7045): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv_FullCfu.v(7048) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7048): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7048 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv_FullCfu.v(7050) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7050): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7050 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv_FullCfu.v(7052) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7052): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 7052 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690761 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv_FullCfu.v(6945) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv_FullCfu.v(6945) has no driver" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6945 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640282690785 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork VexRiscv_FullCfu:VexRiscv1\|StreamFork:streamFork_1 " "Elaborating entity \"StreamFork\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|StreamFork:streamFork_1\"" {  } { { "VexRiscv_FullCfu.v" "streamFork_1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1 " "Elaborating entity \"JtagBridge\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\"" {  } { { "VexRiscv_FullCfu.v" "jtagBridge_1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_stateNext_string VexRiscv_FullCfu.v(6572) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6572): object \"jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690816 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_state_string VexRiscv_FullCfu.v(6573) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6573): object \"jtag_tap_fsm_state_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690816 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_jtag_tap_fsm_stateNext_string VexRiscv_FullCfu.v(6574) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6574): object \"_zz_jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640282690816 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6662) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6662): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6662 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690818 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6717) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6717): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6717 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690819 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscv_FullCfu.v(6773) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6773): truncated value with size 5 to match size of target (4)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690819 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscv_FullCfu.v(6779) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6779): truncated value with size 5 to match size of target (4)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690819 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6768) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6768): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6768 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640282690819 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 VexRiscv_FullCfu.v(6786) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6786): truncated value with size 33 to match size of target (32)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690820 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 34 VexRiscv_FullCfu.v(6802) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6802): truncated value with size 35 to match size of target (34)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690820 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1 " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\"" {  } { { "VexRiscv_FullCfu.v" "flowCCByToggle_1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc " "Elaborating entity \"BufferCC\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc\"" {  } { { "VexRiscv_FullCfu.v" "inputArea_target_buffercc" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 8068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger VexRiscv_FullCfu:VexRiscv1\|SystemDebugger:systemDebugger_1 " "Elaborating entity \"SystemDebugger\" for hierarchy \"VexRiscv_FullCfu:VexRiscv1\|SystemDebugger:systemDebugger_1\"" {  } { { "VexRiscv_FullCfu.v" "systemDebugger_1" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282690840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VexRiscv_FullCfu.v(6513) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6513): truncated value with size 9 to match size of target (8)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690841 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 67 VexRiscv_FullCfu.v(6515) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6515): truncated value with size 68 to match size of target (67)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 6515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640282690841 "|VexRiscv|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640282692932 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640282692932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282693343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640282693343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/test_cfu/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282693414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282693414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282693497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640282693497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83q1 " "Found entity 1: altsyncram_83q1" {  } { { "db/altsyncram_83q1.tdf" "" { Text "/home/khyam/Downloads/qsys/test_cfu/db/altsyncram_83q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282693533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282693533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282693561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640282693561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/khyam/Downloads/qsys/test_cfu/db/altsyncram_s5q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282693598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282693598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282693653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640282693653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640282693653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8q1 " "Found entity 1: altsyncram_m8q1" {  } { { "db/altsyncram_m8q1.tdf" "" { Text "/home/khyam/Downloads/qsys/test_cfu/db/altsyncram_m8q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640282693693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282693693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_addr\[0\] GND " "Pin \"iBusAxi_ar_payload_addr\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_addr\[1\] GND " "Pin \"iBusAxi_ar_payload_addr\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_addr\[2\] GND " "Pin \"iBusAxi_ar_payload_addr\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_addr\[3\] GND " "Pin \"iBusAxi_ar_payload_addr\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_addr\[4\] GND " "Pin \"iBusAxi_ar_payload_addr\[4\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_id\[0\] GND " "Pin \"iBusAxi_ar_payload_id\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_region\[0\] GND " "Pin \"iBusAxi_ar_payload_region\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_region[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_region\[1\] GND " "Pin \"iBusAxi_ar_payload_region\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_region[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_region\[2\] GND " "Pin \"iBusAxi_ar_payload_region\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_region[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_region\[3\] GND " "Pin \"iBusAxi_ar_payload_region\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_region[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[0\] VCC " "Pin \"iBusAxi_ar_payload_len\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[1\] VCC " "Pin \"iBusAxi_ar_payload_len\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[2\] VCC " "Pin \"iBusAxi_ar_payload_len\[2\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[3\] GND " "Pin \"iBusAxi_ar_payload_len\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[4\] GND " "Pin \"iBusAxi_ar_payload_len\[4\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[5\] GND " "Pin \"iBusAxi_ar_payload_len\[5\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[6\] GND " "Pin \"iBusAxi_ar_payload_len\[6\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_len\[7\] GND " "Pin \"iBusAxi_ar_payload_len\[7\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_len[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_size\[0\] GND " "Pin \"iBusAxi_ar_payload_size\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_size[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_size\[1\] VCC " "Pin \"iBusAxi_ar_payload_size\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_size[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_size\[2\] GND " "Pin \"iBusAxi_ar_payload_size\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_size[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_burst\[0\] VCC " "Pin \"iBusAxi_ar_payload_burst\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_burst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_burst\[1\] GND " "Pin \"iBusAxi_ar_payload_burst\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_burst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_lock\[0\] GND " "Pin \"iBusAxi_ar_payload_lock\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_lock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_cache\[0\] VCC " "Pin \"iBusAxi_ar_payload_cache\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_cache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_cache\[1\] VCC " "Pin \"iBusAxi_ar_payload_cache\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_cache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_cache\[2\] VCC " "Pin \"iBusAxi_ar_payload_cache\[2\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_cache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_cache\[3\] VCC " "Pin \"iBusAxi_ar_payload_cache\[3\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_cache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_qos\[0\] GND " "Pin \"iBusAxi_ar_payload_qos\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_qos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_qos\[1\] GND " "Pin \"iBusAxi_ar_payload_qos\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_qos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_qos\[2\] GND " "Pin \"iBusAxi_ar_payload_qos\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_qos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_qos\[3\] GND " "Pin \"iBusAxi_ar_payload_qos\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_qos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_prot\[0\] GND " "Pin \"iBusAxi_ar_payload_prot\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_prot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_prot\[1\] VCC " "Pin \"iBusAxi_ar_payload_prot\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_prot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_ar_payload_prot\[2\] VCC " "Pin \"iBusAxi_ar_payload_prot\[2\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_ar_payload_prot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iBusAxi_r_ready VCC " "Pin \"iBusAxi_r_ready\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|iBusAxi_r_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_id\[0\] GND " "Pin \"dBusAxi_aw_payload_id\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_region\[0\] GND " "Pin \"dBusAxi_aw_payload_region\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_region[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_region\[1\] GND " "Pin \"dBusAxi_aw_payload_region\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_region[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_region\[2\] GND " "Pin \"dBusAxi_aw_payload_region\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_region[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_region\[3\] GND " "Pin \"dBusAxi_aw_payload_region\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_region[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_len\[3\] GND " "Pin \"dBusAxi_aw_payload_len\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_len[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_len\[4\] GND " "Pin \"dBusAxi_aw_payload_len\[4\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_len[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_len\[5\] GND " "Pin \"dBusAxi_aw_payload_len\[5\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_len[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_len\[6\] GND " "Pin \"dBusAxi_aw_payload_len\[6\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_len[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_len\[7\] GND " "Pin \"dBusAxi_aw_payload_len\[7\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_len[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_size\[0\] GND " "Pin \"dBusAxi_aw_payload_size\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_size[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_size\[1\] VCC " "Pin \"dBusAxi_aw_payload_size\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_size[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_size\[2\] GND " "Pin \"dBusAxi_aw_payload_size\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_size[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_burst\[0\] VCC " "Pin \"dBusAxi_aw_payload_burst\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_burst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_burst\[1\] GND " "Pin \"dBusAxi_aw_payload_burst\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_burst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_lock\[0\] GND " "Pin \"dBusAxi_aw_payload_lock\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_lock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_cache\[0\] VCC " "Pin \"dBusAxi_aw_payload_cache\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_cache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_cache\[1\] VCC " "Pin \"dBusAxi_aw_payload_cache\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_cache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_cache\[2\] VCC " "Pin \"dBusAxi_aw_payload_cache\[2\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_cache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_cache\[3\] VCC " "Pin \"dBusAxi_aw_payload_cache\[3\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_cache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_qos\[0\] GND " "Pin \"dBusAxi_aw_payload_qos\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_qos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_qos\[1\] GND " "Pin \"dBusAxi_aw_payload_qos\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_qos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_qos\[2\] GND " "Pin \"dBusAxi_aw_payload_qos\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_qos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_qos\[3\] GND " "Pin \"dBusAxi_aw_payload_qos\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_qos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_prot\[0\] GND " "Pin \"dBusAxi_aw_payload_prot\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_prot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_prot\[1\] VCC " "Pin \"dBusAxi_aw_payload_prot\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_prot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_aw_payload_prot\[2\] GND " "Pin \"dBusAxi_aw_payload_prot\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_aw_payload_prot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_w_payload_last VCC " "Pin \"dBusAxi_w_payload_last\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_w_payload_last"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_b_ready VCC " "Pin \"dBusAxi_b_ready\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_b_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_id\[0\] GND " "Pin \"dBusAxi_ar_payload_id\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_region\[0\] GND " "Pin \"dBusAxi_ar_payload_region\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_region[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_region\[1\] GND " "Pin \"dBusAxi_ar_payload_region\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_region[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_region\[2\] GND " "Pin \"dBusAxi_ar_payload_region\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_region[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_region\[3\] GND " "Pin \"dBusAxi_ar_payload_region\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_region[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_len\[3\] GND " "Pin \"dBusAxi_ar_payload_len\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_len[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_len\[4\] GND " "Pin \"dBusAxi_ar_payload_len\[4\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_len[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_len\[5\] GND " "Pin \"dBusAxi_ar_payload_len\[5\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_len[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_len\[6\] GND " "Pin \"dBusAxi_ar_payload_len\[6\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_len[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_len\[7\] GND " "Pin \"dBusAxi_ar_payload_len\[7\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_len[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_size\[0\] GND " "Pin \"dBusAxi_ar_payload_size\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_size[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_size\[1\] VCC " "Pin \"dBusAxi_ar_payload_size\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_size[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_size\[2\] GND " "Pin \"dBusAxi_ar_payload_size\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_size[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_burst\[0\] VCC " "Pin \"dBusAxi_ar_payload_burst\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_burst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_burst\[1\] GND " "Pin \"dBusAxi_ar_payload_burst\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_burst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_lock\[0\] GND " "Pin \"dBusAxi_ar_payload_lock\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_lock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_cache\[0\] VCC " "Pin \"dBusAxi_ar_payload_cache\[0\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_cache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_cache\[1\] VCC " "Pin \"dBusAxi_ar_payload_cache\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_cache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_cache\[2\] VCC " "Pin \"dBusAxi_ar_payload_cache\[2\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_cache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_cache\[3\] VCC " "Pin \"dBusAxi_ar_payload_cache\[3\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_cache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_qos\[0\] GND " "Pin \"dBusAxi_ar_payload_qos\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_qos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_qos\[1\] GND " "Pin \"dBusAxi_ar_payload_qos\[1\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_qos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_qos\[2\] GND " "Pin \"dBusAxi_ar_payload_qos\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_qos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_qos\[3\] GND " "Pin \"dBusAxi_ar_payload_qos\[3\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_qos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_prot\[0\] GND " "Pin \"dBusAxi_ar_payload_prot\[0\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_prot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_prot\[1\] VCC " "Pin \"dBusAxi_ar_payload_prot\[1\]\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_prot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_ar_payload_prot\[2\] GND " "Pin \"dBusAxi_ar_payload_prot\[2\]\" is stuck at GND" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_ar_payload_prot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dBusAxi_r_ready VCC " "Pin \"dBusAxi_r_ready\" is stuck at VCC" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640282695539 "|VexRiscv|dBusAxi_r_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640282695539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640282695776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640282697981 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[30\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[30\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[11\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[11\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[8\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[8\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[8\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[8\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[11\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[11\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[30\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[30\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[29\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[29\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[28\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[28\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[7\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[7\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[7\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[7\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[28\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[28\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[29\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[29\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[27\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[27\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[26\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[26\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[6\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[6\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[6\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[6\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[26\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[26\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[27\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[27\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[25\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[25\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[24\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[24\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[5\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[5\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[5\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[5\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[24\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[24\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[25\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[25\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[31\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[31\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[31\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[31\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[13\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[13\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[12\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[12\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[12\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[12\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[13\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[13\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[10\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[10\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[9\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[9\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[9\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[9\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[10\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[10\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[4\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[4\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[4\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[4\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[22\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[22\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[22\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[22\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[23\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[23\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[23\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[23\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[19\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[19\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[19\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[19\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[21\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[21\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[21\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[21\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[20\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[20\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[20\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[20\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[3\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[3\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[3\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[3\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[18\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[18\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[18\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[18\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[2\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[2\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[2\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[2\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[15\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[15\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[14\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[14\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[0\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[0\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[0\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[0\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[0\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[0\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[14\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[14\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[15\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[15\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[17\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[17\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[16\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[16\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[1\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[1\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[1\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[1\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[1\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[1\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[16\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[16\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[17\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[17\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282697998 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1640282697998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640282698542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640282698542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iBusAxi_r_payload_id\[0\] " "No output dependent on input pin \"iBusAxi_r_payload_id\[0\]\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|iBusAxi_r_payload_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iBusAxi_r_payload_last " "No output dependent on input pin \"iBusAxi_r_payload_last\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|iBusAxi_r_payload_last"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dBusAxi_b_payload_id\[0\] " "No output dependent on input pin \"dBusAxi_b_payload_id\[0\]\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|dBusAxi_b_payload_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dBusAxi_b_payload_resp\[0\] " "No output dependent on input pin \"dBusAxi_b_payload_resp\[0\]\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|dBusAxi_b_payload_resp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dBusAxi_b_payload_resp\[1\] " "No output dependent on input pin \"dBusAxi_b_payload_resp\[1\]\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|dBusAxi_b_payload_resp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dBusAxi_r_payload_id\[0\] " "No output dependent on input pin \"dBusAxi_r_payload_id\[0\]\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|dBusAxi_r_payload_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dBusAxi_r_payload_last " "No output dependent on input pin \"dBusAxi_r_payload_last\"" {  } { { "VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/test_cfu/VexRiscv.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640282699016 "|VexRiscv|dBusAxi_r_payload_last"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640282699016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4158 " "Implemented 4158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "154 " "Implemented 154 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640282699025 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640282699025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3596 " "Implemented 3596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640282699025 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640282699025 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640282699025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640282699025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 294 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1118 " "Peak virtual memory: 1118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640282699045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 23:34:59 2021 " "Processing ended: Thu Dec 23 23:34:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640282699045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640282699045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640282699045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640282699045 ""}
