Analysis & Synthesis report for AP9
Sat Nov 25 17:24:49 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Nov 25 17:24:49 2017           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; AP9                                         ;
; Top-level Entity Name       ; AP9                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7D7F31C8     ;                    ;
; Top-level entity name                                                           ; AP9                ; AP9                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Timing-Driven Synthesis                                                         ; Off                ; On                 ;
; Block Design Naming                                                             ; QuartusII          ; Auto               ;
; Synthesis Effort                                                                ; Fast               ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Nov 25 17:24:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ap9.bdf
    Info (12023): Found entity 1: AP9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN File: D:/Documents/projetos/quartus_workspace/projeto2/lpm_rom0.vhd Line: 52
    Info (12023): Found entity 1: lpm_rom0 File: D:/Documents/projetos/quartus_workspace/projeto2/lpm_rom0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file text_drawer.vhd
    Info (12022): Found design unit 1: TEXT_DRAWER-main File: D:/Documents/projetos/quartus_workspace/projeto2/TEXT_DRAWER.vhd Line: 23
    Info (12023): Found entity 1: TEXT_DRAWER File: D:/Documents/projetos/quartus_workspace/projeto2/TEXT_DRAWER.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_mod.bdf
    Info (12023): Found entity 1: VGA_MOD
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-main File: D:/Documents/projetos/quartus_workspace/projeto2/vga_sync.vhd Line: 18
    Info (12023): Found entity 1: VGA_SYNC File: D:/Documents/projetos/quartus_workspace/projeto2/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file kb_ascii.vhd
    Info (12022): Found design unit 1: KB_ASCII-main File: D:/Documents/projetos/quartus_workspace/projeto2/KB_ASCII.vhd Line: 21
    Info (12023): Found entity 1: KB_ASCII File: D:/Documents/projetos/quartus_workspace/projeto2/KB_ASCII.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd
    Info (12022): Found design unit 1: hex_2_7seg-main File: D:/Documents/projetos/quartus_workspace/projeto2/hex_2_7seg.vhd Line: 13
    Info (12023): Found entity 1: hex_2_7seg File: D:/Documents/projetos/quartus_workspace/projeto2/hex_2_7seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_mod.vhd
    Info (12022): Found design unit 1: LCD_MOD-main File: D:/Documents/projetos/quartus_workspace/projeto2/LCD_MOD.vhd Line: 20
    Info (12023): Found entity 1: LCD_MOD File: D:/Documents/projetos/quartus_workspace/projeto2/LCD_MOD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ascii_conv.vhd
    Info (12022): Found design unit 1: ASCII_CONV-main File: D:/Documents/projetos/quartus_workspace/projeto2/ASCII_CONV.vhd Line: 12
    Info (12023): Found entity 1: ASCII_CONV File: D:/Documents/projetos/quartus_workspace/projeto2/ASCII_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: D:/Documents/projetos/quartus_workspace/projeto2/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: D:/Documents/projetos/quartus_workspace/projeto2/RAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pos_conv.vhd
    Info (12022): Found design unit 1: POS_CONV-main File: D:/Documents/projetos/quartus_workspace/projeto2/POS_CONV.vhd Line: 15
    Info (12023): Found entity 1: POS_CONV File: D:/Documents/projetos/quartus_workspace/projeto2/POS_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file keyviewer.vhd
    Info (12022): Found design unit 1: keyviewer-behav File: D:/Documents/projetos/quartus_workspace/projeto2/keyviewer.vhd Line: 16
    Info (12023): Found entity 1: keyviewer File: D:/Documents/projetos/quartus_workspace/projeto2/keyviewer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file notepad.vhd
    Info (12022): Found design unit 1: notepad-a File: D:/Documents/projetos/quartus_workspace/projeto2/notepad.vhd Line: 29
    Info (12023): Found entity 1: notepad File: D:/Documents/projetos/quartus_workspace/projeto2/notepad.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file millipede_package.vhd
    Info (12022): Found design unit 1: MILLIPEDE_PACKAGE File: D:/Documents/projetos/quartus_workspace/projeto2/MILLIPEDE_PACKAGE.vhd Line: 5
    Info (12022): Found design unit 2: MILLIPEDE_PACKAGE-body File: D:/Documents/projetos/quartus_workspace/projeto2/MILLIPEDE_PACKAGE.vhd Line: 60
Info (12127): Elaborating entity "AP9" for the top level hierarchy
Warning (275089): Not all bits in bus "SW[9..0]" are used
Error (275024): Width mismatch in port "obst_read[3..0]" of instance "inst10" and type notepad -- source is ""obst_read[2..0]""
Error (275023): Width mismatch in obst_write[2..0] -- source is ""obst_write[3..0]" (ID notepad:inst10)"
Error (275023): Width mismatch in obst_write[2..0] -- source is ""obst_write[3..0]" (ID notepad:inst10)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 884 megabytes
    Error: Processing ended: Sat Nov 25 17:24:49 2017
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:40


