#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff851ea10 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "out"
o0x7f68eaa70018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff8579f30_0 .net "clk", 0 0, o0x7f68eaa70018;  0 drivers
L_0x7f68eaa20018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff859b5e0_0 .net "o", 31 0, L_0x7f68eaa20018;  1 drivers
v0x7ffff859b6c0_0 .var "out", 31 0;
o0x7f68eaa700a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff859b780_0 .net "rst", 0 0, o0x7f68eaa700a8;  0 drivers
E_0x7ffff8544d40 .event posedge, v0x7ffff859b780_0, v0x7ffff8579f30_0;
S_0x7ffff851d9d0 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x7ffff85a3ce0_0 .var "RW", 0 0;
v0x7ffff85a3da0_0 .var "clk", 0 0;
v0x7ffff85a3e40_0 .var "dataIN", 31 0;
v0x7ffff85a3ee0_0 .var "en", 0 0;
v0x7ffff85a3f80_0 .var "rst", 0 0;
S_0x7ffff859b8c0 .scope module, "u_MAIN" "MAIN" 3 13, 4 1 0, S_0x7ffff851d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "RW"
v0x7ffff85a1df0_0 .net "OpA", 31 0, L_0x7ffff85b44d0;  1 drivers
v0x7ffff85a1f00_0 .net "OpB", 31 0, L_0x7ffff85b45c0;  1 drivers
v0x7ffff85a1fd0_0 .net "PC", 31 0, v0x7ffff85a1920_0;  1 drivers
v0x7ffff85a20d0_0 .net "RW", 0 0, v0x7ffff85a3ce0_0;  1 drivers
v0x7ffff85a2170_0 .net *"_s10", 1 0, L_0x7ffff85b4750;  1 drivers
v0x7ffff85a2280_0 .net *"_s12", 1 0, L_0x7ffff85b4890;  1 drivers
L_0x7f68eaa20060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffff85a2360_0 .net/2s *"_s4", 1 0, L_0x7f68eaa20060;  1 drivers
L_0x7f68eaa200a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff85a2440_0 .net/2s *"_s6", 1 0, L_0x7f68eaa200a8;  1 drivers
L_0x7f68eaa200f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7ffff85a2520_0 .net/2s *"_s8", 1 0, L_0x7f68eaa200f0;  1 drivers
v0x7ffff85a2690_0 .net "aluOP", 5 0, v0x7ffff859d490_0;  1 drivers
v0x7ffff85a2750_0 .net "aluOut", 31 0, v0x7ffff85a10c0_0;  1 drivers
v0x7ffff85a2810_0 .net "clk", 0 0, v0x7ffff85a3da0_0;  1 drivers
v0x7ffff85a28b0_0 .net "counter_address", 4 0, v0x7ffff85a1bb0_0;  1 drivers
v0x7ffff85a2980_0 .net "dataIN", 31 0, v0x7ffff85a3e40_0;  1 drivers
v0x7ffff85a2a40_0 .net "dataMemLoad", 31 0, v0x7ffff859fd30_0;  1 drivers
v0x7ffff85a2b00_0 .net "en", 0 0, v0x7ffff85a3ee0_0;  1 drivers
v0x7ffff85a2ba0_0 .net "imm_gen_inst", 31 0, v0x7ffff859d7f0_0;  1 drivers
v0x7ffff85a2da0_0 .net "instMemOUT", 31 0, v0x7ffff85a1af0_0;  1 drivers
v0x7ffff85a2eb0_0 .net "load_write", 31 0, v0x7ffff859f450_0;  1 drivers
v0x7ffff85a2f70_0 .net "memToReg", 0 0, v0x7ffff859db80_0;  1 drivers
v0x7ffff85a3060_0 .net "memWrite", 0 0, v0x7ffff859dcd0_0;  1 drivers
v0x7ffff85a3150_0 .net "operandA", 0 0, v0x7ffff859de70_0;  1 drivers
v0x7ffff85a31f0_0 .net "operandB", 0 0, v0x7ffff859df30_0;  1 drivers
v0x7ffff85a3290_0 .net "rd", 4 0, L_0x7ffff85b42f0;  1 drivers
v0x7ffff85a3380_0 .net "readWrite", 0 0, L_0x7ffff85b4a00;  1 drivers
v0x7ffff85a3420_0 .net "read_data1", 31 0, v0x7ffff859c140_0;  1 drivers
v0x7ffff85a3510_0 .net "read_data2", 31 0, v0x7ffff859c220_0;  1 drivers
v0x7ffff85a3620_0 .net "regWrite", 0 0, v0x7ffff859e0b0_0;  1 drivers
v0x7ffff85a3710_0 .net "rs1", 4 0, L_0x7ffff85b4390;  1 drivers
v0x7ffff85a3820_0 .net "rs2", 4 0, L_0x7ffff85b4430;  1 drivers
v0x7ffff85a3930_0 .net "rst", 0 0, v0x7ffff85a3f80_0;  1 drivers
v0x7ffff85a3a20_0 .net "store_data", 31 0, v0x7ffff859f620_0;  1 drivers
v0x7ffff85a3b30_0 .net "write_data", 31 0, L_0x7ffff85b5040;  1 drivers
L_0x7ffff85b44d0 .functor MUXZ 32, v0x7ffff859c140_0, v0x7ffff859d7f0_0, v0x7ffff859de70_0, C4<>;
L_0x7ffff85b45c0 .functor MUXZ 32, v0x7ffff859c220_0, v0x7ffff85a1920_0, v0x7ffff859df30_0, C4<>;
L_0x7ffff85b4750 .functor MUXZ 2, L_0x7f68eaa200f0, L_0x7f68eaa200a8, v0x7ffff859dcd0_0, C4<>;
L_0x7ffff85b4890 .functor MUXZ 2, L_0x7ffff85b4750, L_0x7f68eaa20060, v0x7ffff859db80_0, C4<>;
L_0x7ffff85b4a00 .part L_0x7ffff85b4890, 0, 1;
L_0x7ffff85b5040 .functor MUXZ 32, v0x7ffff85a10c0_0, v0x7ffff859f450_0, v0x7ffff859db80_0, C4<>;
S_0x7ffff859ba40 .scope module, "o_register" "register" 4 44, 5 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7ffff859bec0_0 .net "clk", 0 0, v0x7ffff85a3da0_0;  alias, 1 drivers
v0x7ffff859bfa0_0 .var/i "i", 31 0;
v0x7ffff859c080_0 .net "rd_data", 4 0, L_0x7ffff85b42f0;  alias, 1 drivers
v0x7ffff859c140_0 .var "read_data1", 31 0;
v0x7ffff859c220_0 .var "read_data2", 31 0;
v0x7ffff859c350_0 .net "regWrite", 0 0, v0x7ffff859e0b0_0;  alias, 1 drivers
v0x7ffff859c410 .array "registerf", 31 0, 31 0;
v0x7ffff859c8d0_0 .net "reset", 0 0, v0x7ffff85a3f80_0;  alias, 1 drivers
v0x7ffff859c990_0 .net "rs1_data", 4 0, L_0x7ffff85b4390;  alias, 1 drivers
v0x7ffff859ca70_0 .net "rs2_data", 4 0, L_0x7ffff85b4430;  alias, 1 drivers
v0x7ffff859cb50_0 .net "write_data", 31 0, L_0x7ffff85b5040;  alias, 1 drivers
v0x7ffff859c410_0 .array/port v0x7ffff859c410, 0;
v0x7ffff859c410_1 .array/port v0x7ffff859c410, 1;
v0x7ffff859c410_2 .array/port v0x7ffff859c410, 2;
E_0x7ffff8544f70/0 .event edge, v0x7ffff859c990_0, v0x7ffff859c410_0, v0x7ffff859c410_1, v0x7ffff859c410_2;
v0x7ffff859c410_3 .array/port v0x7ffff859c410, 3;
v0x7ffff859c410_4 .array/port v0x7ffff859c410, 4;
v0x7ffff859c410_5 .array/port v0x7ffff859c410, 5;
v0x7ffff859c410_6 .array/port v0x7ffff859c410, 6;
E_0x7ffff8544f70/1 .event edge, v0x7ffff859c410_3, v0x7ffff859c410_4, v0x7ffff859c410_5, v0x7ffff859c410_6;
v0x7ffff859c410_7 .array/port v0x7ffff859c410, 7;
v0x7ffff859c410_8 .array/port v0x7ffff859c410, 8;
v0x7ffff859c410_9 .array/port v0x7ffff859c410, 9;
v0x7ffff859c410_10 .array/port v0x7ffff859c410, 10;
E_0x7ffff8544f70/2 .event edge, v0x7ffff859c410_7, v0x7ffff859c410_8, v0x7ffff859c410_9, v0x7ffff859c410_10;
v0x7ffff859c410_11 .array/port v0x7ffff859c410, 11;
v0x7ffff859c410_12 .array/port v0x7ffff859c410, 12;
v0x7ffff859c410_13 .array/port v0x7ffff859c410, 13;
v0x7ffff859c410_14 .array/port v0x7ffff859c410, 14;
E_0x7ffff8544f70/3 .event edge, v0x7ffff859c410_11, v0x7ffff859c410_12, v0x7ffff859c410_13, v0x7ffff859c410_14;
v0x7ffff859c410_15 .array/port v0x7ffff859c410, 15;
v0x7ffff859c410_16 .array/port v0x7ffff859c410, 16;
v0x7ffff859c410_17 .array/port v0x7ffff859c410, 17;
v0x7ffff859c410_18 .array/port v0x7ffff859c410, 18;
E_0x7ffff8544f70/4 .event edge, v0x7ffff859c410_15, v0x7ffff859c410_16, v0x7ffff859c410_17, v0x7ffff859c410_18;
v0x7ffff859c410_19 .array/port v0x7ffff859c410, 19;
v0x7ffff859c410_20 .array/port v0x7ffff859c410, 20;
v0x7ffff859c410_21 .array/port v0x7ffff859c410, 21;
v0x7ffff859c410_22 .array/port v0x7ffff859c410, 22;
E_0x7ffff8544f70/5 .event edge, v0x7ffff859c410_19, v0x7ffff859c410_20, v0x7ffff859c410_21, v0x7ffff859c410_22;
v0x7ffff859c410_23 .array/port v0x7ffff859c410, 23;
v0x7ffff859c410_24 .array/port v0x7ffff859c410, 24;
v0x7ffff859c410_25 .array/port v0x7ffff859c410, 25;
v0x7ffff859c410_26 .array/port v0x7ffff859c410, 26;
E_0x7ffff8544f70/6 .event edge, v0x7ffff859c410_23, v0x7ffff859c410_24, v0x7ffff859c410_25, v0x7ffff859c410_26;
v0x7ffff859c410_27 .array/port v0x7ffff859c410, 27;
v0x7ffff859c410_28 .array/port v0x7ffff859c410, 28;
v0x7ffff859c410_29 .array/port v0x7ffff859c410, 29;
v0x7ffff859c410_30 .array/port v0x7ffff859c410, 30;
E_0x7ffff8544f70/7 .event edge, v0x7ffff859c410_27, v0x7ffff859c410_28, v0x7ffff859c410_29, v0x7ffff859c410_30;
v0x7ffff859c410_31 .array/port v0x7ffff859c410, 31;
E_0x7ffff8544f70/8 .event edge, v0x7ffff859c410_31, v0x7ffff859ca70_0;
E_0x7ffff8544f70 .event/or E_0x7ffff8544f70/0, E_0x7ffff8544f70/1, E_0x7ffff8544f70/2, E_0x7ffff8544f70/3, E_0x7ffff8544f70/4, E_0x7ffff8544f70/5, E_0x7ffff8544f70/6, E_0x7ffff8544f70/7, E_0x7ffff8544f70/8;
E_0x7ffff8544510 .event posedge, v0x7ffff859bec0_0;
S_0x7ffff859cd50 .scope module, "u_ControlDecode" "ControlDecoder" 4 29, 6 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "imm_gen_inst"
    .port_info 2 /OUTPUT 5 "rs1"
    .port_info 3 /OUTPUT 5 "rs2"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "operandA"
    .port_info 9 /OUTPUT 1 "operandB"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 6 "aluOP"
    .port_info 12 /OUTPUT 1 "jalrEN"
    .port_info 13 /OUTPUT 1 "jalEN"
P_0x7ffff859cef0 .param/l "alu_Itype" 1 6 19, C4<0010011>;
P_0x7ffff859cf30 .param/l "alu_rtype" 1 6 21, C4<0110011>;
P_0x7ffff859cf70 .param/l "jalr_Itype" 1 6 20, C4<1100111>;
P_0x7ffff859cfb0 .param/l "load_Itype" 1 6 18, C4<0000011>;
P_0x7ffff859cff0 .param/l "store" 1 6 22, C4<0100011>;
v0x7ffff859d490_0 .var "aluOP", 5 0;
v0x7ffff859d590_0 .var "branch", 0 0;
v0x7ffff859d650_0 .net "func3", 2 0, L_0x7ffff85b4120;  1 drivers
v0x7ffff859d710_0 .net "func7", 6 0, L_0x7ffff85b4250;  1 drivers
v0x7ffff859d7f0_0 .var "imm_gen_inst", 31 0;
v0x7ffff859d920_0 .net "instruction", 31 0, v0x7ffff85a1af0_0;  alias, 1 drivers
v0x7ffff859da00_0 .var "jalEN", 0 0;
v0x7ffff859dac0_0 .var "jalrEN", 0 0;
v0x7ffff859db80_0 .var "memToReg", 0 0;
v0x7ffff859dcd0_0 .var "memWrite", 0 0;
v0x7ffff859dd90_0 .net "opcode", 6 0, L_0x7ffff85b4080;  1 drivers
v0x7ffff859de70_0 .var "operandA", 0 0;
v0x7ffff859df30_0 .var "operandB", 0 0;
v0x7ffff859dff0_0 .net "rd", 4 0, L_0x7ffff85b42f0;  alias, 1 drivers
v0x7ffff859e0b0_0 .var "regWrite", 0 0;
v0x7ffff859e150_0 .net "rs1", 4 0, L_0x7ffff85b4390;  alias, 1 drivers
v0x7ffff859e1f0_0 .net "rs2", 4 0, L_0x7ffff85b4430;  alias, 1 drivers
v0x7ffff859e2c0_0 .var "split_inst", 11 0;
E_0x7ffff8544930 .event edge, v0x7ffff859dd90_0, v0x7ffff859d650_0, v0x7ffff859d710_0;
E_0x7ffff8547e50 .event edge, v0x7ffff859dd90_0, v0x7ffff859d920_0, v0x7ffff859e2c0_0;
L_0x7ffff85b4080 .part v0x7ffff85a1af0_0, 0, 7;
L_0x7ffff85b4120 .part v0x7ffff85a1af0_0, 12, 3;
L_0x7ffff85b4250 .part v0x7ffff85a1af0_0, 25, 7;
L_0x7ffff85b42f0 .part v0x7ffff85a1af0_0, 7, 5;
L_0x7ffff85b4390 .part v0x7ffff85a1af0_0, 15, 5;
L_0x7ffff85b4430 .part v0x7ffff85a1af0_0, 20, 5;
S_0x7ffff859e5a0 .scope module, "u_DMI" "DMI" 4 81, 7 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load"
    .port_info 1 /INPUT 6 "aluOP"
    .port_info 2 /INPUT 32 "rs2"
    .port_info 3 /OUTPUT 32 "load_data"
    .port_info 4 /OUTPUT 32 "store_data"
P_0x7ffff85733c0 .param/l "loadByte" 1 7 8, C4<000000>;
P_0x7ffff8573400 .param/l "loadByteUnsigned" 1 7 10, C4<000011>;
P_0x7ffff8573440 .param/l "loadHalf" 1 7 9, C4<000001>;
P_0x7ffff8573480 .param/l "loadHalfUnsigned" 1 7 11, C4<000100>;
P_0x7ffff85734c0 .param/l "loadWord" 1 7 12, C4<000010>;
P_0x7ffff8573500 .param/l "storeByte" 1 7 15, C4<001111>;
P_0x7ffff8573540 .param/l "storeHalf" 1 7 14, C4<010000>;
P_0x7ffff8573580 .param/l "storeWord" 1 7 13, C4<010001>;
L_0x7ffff8546770 .functor BUFZ 32, v0x7ffff859fd30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff8546970 .functor BUFZ 32, v0x7ffff859c220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff859eb50_0 .net "LB", 7 0, L_0x7ffff85b4af0;  1 drivers
v0x7ffff859ec50_0 .net "LBU", 7 0, L_0x7ffff85b4c30;  1 drivers
v0x7ffff859ed30_0 .net "LH", 15 0, L_0x7ffff85b4b90;  1 drivers
v0x7ffff859ee20_0 .net "LHU", 15 0, L_0x7ffff85b4cd0;  1 drivers
v0x7ffff859ef00_0 .net "LW", 31 0, L_0x7ffff8546770;  1 drivers
v0x7ffff859f030_0 .net "SB", 7 0, L_0x7ffff85b4f30;  1 drivers
v0x7ffff859f110_0 .net "SH", 15 0, L_0x7ffff85b4e60;  1 drivers
v0x7ffff859f1f0_0 .net "SW", 31 0, L_0x7ffff8546970;  1 drivers
v0x7ffff859f2d0_0 .net "aluOP", 5 0, v0x7ffff859d490_0;  alias, 1 drivers
v0x7ffff859f390_0 .net "load", 31 0, v0x7ffff859fd30_0;  alias, 1 drivers
v0x7ffff859f450_0 .var "load_data", 31 0;
v0x7ffff859f530_0 .net "rs2", 31 0, v0x7ffff859c220_0;  alias, 1 drivers
v0x7ffff859f620_0 .var "store_data", 31 0;
E_0x7ffff8580f50/0 .event edge, v0x7ffff859d490_0, v0x7ffff859eb50_0, v0x7ffff859ed30_0, v0x7ffff859ec50_0;
E_0x7ffff8580f50/1 .event edge, v0x7ffff859ee20_0, v0x7ffff859ef00_0, v0x7ffff859f1f0_0, v0x7ffff859f110_0;
E_0x7ffff8580f50/2 .event edge, v0x7ffff859f030_0;
E_0x7ffff8580f50 .event/or E_0x7ffff8580f50/0, E_0x7ffff8580f50/1, E_0x7ffff8580f50/2;
L_0x7ffff85b4af0 .part v0x7ffff859fd30_0, 0, 8;
L_0x7ffff85b4b90 .part v0x7ffff859fd30_0, 0, 16;
L_0x7ffff85b4c30 .part v0x7ffff859fd30_0, 0, 8;
L_0x7ffff85b4cd0 .part v0x7ffff859fd30_0, 0, 16;
L_0x7ffff85b4e60 .part v0x7ffff859c220_0, 0, 16;
L_0x7ffff85b4f30 .part v0x7ffff859c220_0, 0, 8;
S_0x7ffff859f7b0 .scope module, "u_RAM2" "RAM" 4 69, 8 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "MemWrite"
    .port_info 2 /INPUT 32 "rs1"
    .port_info 3 /INPUT 32 "rd"
    .port_info 4 /INPUT 32 "Immediate"
    .port_info 5 /INPUT 1 "memToReg"
    .port_info 6 /INPUT 1 "memWrite"
    .port_info 7 /OUTPUT 32 "MemRead"
v0x7ffff859fc50_0 .net "Immediate", 31 0, v0x7ffff859d7f0_0;  alias, 1 drivers
v0x7ffff859fd30_0 .var "MemRead", 31 0;
v0x7ffff859fe00_0 .net "MemWrite", 31 0, v0x7ffff859f620_0;  alias, 1 drivers
v0x7ffff859ff00 .array "RAM", 31 0, 31 0;
v0x7ffff85a0490_0 .var "address", 4 0;
v0x7ffff85a05c0_0 .net "clk", 0 0, v0x7ffff85a3da0_0;  alias, 1 drivers
v0x7ffff85a0660_0 .var/i "i", 31 0;
v0x7ffff85a0720_0 .var "loc", 31 0;
v0x7ffff85a0800_0 .net "memToReg", 0 0, v0x7ffff859db80_0;  alias, 1 drivers
v0x7ffff85a0960_0 .net "memWrite", 0 0, v0x7ffff859dcd0_0;  alias, 1 drivers
v0x7ffff85a0a30_0 .net "rd", 31 0, L_0x7ffff85b5040;  alias, 1 drivers
v0x7ffff85a0b00_0 .net "rs1", 31 0, v0x7ffff859c140_0;  alias, 1 drivers
v0x7ffff859ff00_0 .array/port v0x7ffff859ff00, 0;
v0x7ffff859ff00_1 .array/port v0x7ffff859ff00, 1;
E_0x7ffff859fa50/0 .event edge, v0x7ffff859db80_0, v0x7ffff85a0490_0, v0x7ffff859ff00_0, v0x7ffff859ff00_1;
v0x7ffff859ff00_2 .array/port v0x7ffff859ff00, 2;
v0x7ffff859ff00_3 .array/port v0x7ffff859ff00, 3;
v0x7ffff859ff00_4 .array/port v0x7ffff859ff00, 4;
v0x7ffff859ff00_5 .array/port v0x7ffff859ff00, 5;
E_0x7ffff859fa50/1 .event edge, v0x7ffff859ff00_2, v0x7ffff859ff00_3, v0x7ffff859ff00_4, v0x7ffff859ff00_5;
v0x7ffff859ff00_6 .array/port v0x7ffff859ff00, 6;
v0x7ffff859ff00_7 .array/port v0x7ffff859ff00, 7;
v0x7ffff859ff00_8 .array/port v0x7ffff859ff00, 8;
v0x7ffff859ff00_9 .array/port v0x7ffff859ff00, 9;
E_0x7ffff859fa50/2 .event edge, v0x7ffff859ff00_6, v0x7ffff859ff00_7, v0x7ffff859ff00_8, v0x7ffff859ff00_9;
v0x7ffff859ff00_10 .array/port v0x7ffff859ff00, 10;
v0x7ffff859ff00_11 .array/port v0x7ffff859ff00, 11;
v0x7ffff859ff00_12 .array/port v0x7ffff859ff00, 12;
v0x7ffff859ff00_13 .array/port v0x7ffff859ff00, 13;
E_0x7ffff859fa50/3 .event edge, v0x7ffff859ff00_10, v0x7ffff859ff00_11, v0x7ffff859ff00_12, v0x7ffff859ff00_13;
v0x7ffff859ff00_14 .array/port v0x7ffff859ff00, 14;
v0x7ffff859ff00_15 .array/port v0x7ffff859ff00, 15;
v0x7ffff859ff00_16 .array/port v0x7ffff859ff00, 16;
v0x7ffff859ff00_17 .array/port v0x7ffff859ff00, 17;
E_0x7ffff859fa50/4 .event edge, v0x7ffff859ff00_14, v0x7ffff859ff00_15, v0x7ffff859ff00_16, v0x7ffff859ff00_17;
v0x7ffff859ff00_18 .array/port v0x7ffff859ff00, 18;
v0x7ffff859ff00_19 .array/port v0x7ffff859ff00, 19;
v0x7ffff859ff00_20 .array/port v0x7ffff859ff00, 20;
v0x7ffff859ff00_21 .array/port v0x7ffff859ff00, 21;
E_0x7ffff859fa50/5 .event edge, v0x7ffff859ff00_18, v0x7ffff859ff00_19, v0x7ffff859ff00_20, v0x7ffff859ff00_21;
v0x7ffff859ff00_22 .array/port v0x7ffff859ff00, 22;
v0x7ffff859ff00_23 .array/port v0x7ffff859ff00, 23;
v0x7ffff859ff00_24 .array/port v0x7ffff859ff00, 24;
v0x7ffff859ff00_25 .array/port v0x7ffff859ff00, 25;
E_0x7ffff859fa50/6 .event edge, v0x7ffff859ff00_22, v0x7ffff859ff00_23, v0x7ffff859ff00_24, v0x7ffff859ff00_25;
v0x7ffff859ff00_26 .array/port v0x7ffff859ff00, 26;
v0x7ffff859ff00_27 .array/port v0x7ffff859ff00, 27;
v0x7ffff859ff00_28 .array/port v0x7ffff859ff00, 28;
v0x7ffff859ff00_29 .array/port v0x7ffff859ff00, 29;
E_0x7ffff859fa50/7 .event edge, v0x7ffff859ff00_26, v0x7ffff859ff00_27, v0x7ffff859ff00_28, v0x7ffff859ff00_29;
v0x7ffff859ff00_30 .array/port v0x7ffff859ff00, 30;
v0x7ffff859ff00_31 .array/port v0x7ffff859ff00, 31;
E_0x7ffff859fa50/8 .event edge, v0x7ffff859ff00_30, v0x7ffff859ff00_31;
E_0x7ffff859fa50 .event/or E_0x7ffff859fa50/0, E_0x7ffff859fa50/1, E_0x7ffff859fa50/2, E_0x7ffff859fa50/3, E_0x7ffff859fa50/4, E_0x7ffff859fa50/5, E_0x7ffff859fa50/6, E_0x7ffff859fa50/7, E_0x7ffff859fa50/8;
E_0x7ffff859fbd0/0 .event edge, v0x7ffff859db80_0, v0x7ffff859c140_0, v0x7ffff859d7f0_0, v0x7ffff85a0720_0;
E_0x7ffff859fbd0/1 .event edge, v0x7ffff859dcd0_0, v0x7ffff859cb50_0;
E_0x7ffff859fbd0 .event/or E_0x7ffff859fbd0/0, E_0x7ffff859fbd0/1;
S_0x7ffff85a0c90 .scope module, "u_alu" "alu" 4 61, 9 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 32 "c"
v0x7ffff85a0ee0_0 .net "a", 31 0, L_0x7ffff85b44d0;  alias, 1 drivers
v0x7ffff85a0fe0_0 .net "b", 31 0, L_0x7ffff85b45c0;  alias, 1 drivers
v0x7ffff85a10c0_0 .var "c", 31 0;
v0x7ffff85a11b0_0 .net "opcode", 5 0, v0x7ffff859d490_0;  alias, 1 drivers
E_0x7ffff85a0e60 .event edge, v0x7ffff859d490_0, v0x7ffff85a0ee0_0, v0x7ffff85a0fe0_0;
S_0x7ffff85a1340 .scope module, "u_fetch" "fetch" 4 19, 10 1 0, S_0x7ffff859b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /OUTPUT 32 "counterOUT"
    .port_info 4 /OUTPUT 5 "mem_address"
    .port_info 5 /OUTPUT 32 "instruction"
v0x7ffff85a1670 .array "INST_MEM", 31 0, 31 0;
v0x7ffff85a1750_0 .var "PC", 31 0;
v0x7ffff85a1830_0 .net "clk", 0 0, v0x7ffff85a3da0_0;  alias, 1 drivers
v0x7ffff85a1920_0 .var "counterOUT", 31 0;
v0x7ffff85a19e0_0 .net "en", 0 0, v0x7ffff85a3ee0_0;  alias, 1 drivers
v0x7ffff85a1af0_0 .var "instruction", 31 0;
v0x7ffff85a1bb0_0 .var "mem_address", 4 0;
v0x7ffff85a1c70_0 .net "rst", 0 0, v0x7ffff85a3f80_0;  alias, 1 drivers
E_0x7ffff85a15f0 .event posedge, v0x7ffff85a19e0_0, v0x7ffff859bec0_0;
    .scope S_0x7ffff851ea10;
T_0 ;
    %wait E_0x7ffff8544d40;
    %load/vec4 v0x7ffff859b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff859b6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff859b6c0_0;
    %load/vec4 v0x7ffff859b5e0_0;
    %add;
    %assign/vec4 v0x7ffff859b6c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff85a1340;
T_1 ;
    %vpi_call 10 14 "$readmemh", "file.mem", v0x7ffff85a1670 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7ffff85a1340;
T_2 ;
    %wait E_0x7ffff85a15f0;
    %load/vec4 v0x7ffff85a1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff85a1750_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff85a1750_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ffff85a1750_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x7ffff85a1750_0;
    %store/vec4 v0x7ffff85a1920_0, 0, 32;
    %load/vec4 v0x7ffff85a1750_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x7ffff85a1bb0_0, 0, 5;
    %load/vec4 v0x7ffff85a1bb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff85a1670, 4;
    %store/vec4 v0x7ffff85a1af0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff859cd50;
T_3 ;
    %wait E_0x7ffff8547e50;
    %load/vec4 v0x7ffff859dd90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff859d7f0_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859d7f0_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859d7f0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859d7f0_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff859e2c0_0, 4, 5;
    %load/vec4 v0x7ffff859d920_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff859e2c0_0, 4, 7;
    %load/vec4 v0x7ffff859e2c0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7ffff859e2c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859d7f0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff859cd50;
T_4 ;
    %wait E_0x7ffff8544930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859d590_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859dac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff859da00_0, 0, 1;
    %load/vec4 v0x7ffff859dd90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7ffff859d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0x7ffff859d710_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.7 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.8 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.9 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.10 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v0x7ffff859d710_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859e0b0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7ffff859d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.19 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.20 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.21 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.22 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7ffff859d710_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859e0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859de70_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7ffff859d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %jmp T_4.35;
T_4.30 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.35;
T_4.31 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.35;
T_4.32 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.35;
T_4.33 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859e0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859db80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859de70_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859e0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859de70_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7ffff859d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7ffff859d490_0, 0, 6;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859dcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff859de70_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff859ba40;
T_5 ;
    %wait E_0x7ffff8544510;
    %load/vec4 v0x7ffff859c8d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff859c350_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff859bfa0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7ffff859bfa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff859bfa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff859c410, 0, 4;
    %load/vec4 v0x7ffff859bfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff859bfa0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffff859c350_0;
    %load/vec4 v0x7ffff859c080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7ffff859cb50_0;
    %load/vec4 v0x7ffff859c080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff859c410, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff859ba40;
T_6 ;
    %wait E_0x7ffff8544f70;
    %load/vec4 v0x7ffff859c990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x7ffff859c990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff859c410, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x7ffff859c140_0, 0, 32;
    %load/vec4 v0x7ffff859ca70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x7ffff859ca70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff859c410, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x7ffff859c220_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff85a0c90;
T_7 ;
    %wait E_0x7ffff85a0e60;
    %load/vec4 v0x7ffff85a11b0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.0 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %add;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.1 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftl 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.2 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.3 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.4 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %xor;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.5 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftr 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.6 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftr 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.7 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %or;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.8 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %and;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.9 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %add;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.10 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %sub;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.11 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftl 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.12 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.26, 8;
T_7.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.26, 8;
 ; End of false expr.
    %blend;
T_7.26;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.13 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.14 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %xor;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.15 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftr 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.16 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %ix/getv 4, v0x7ffff85a0fe0_0;
    %shiftr 4;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.17 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %or;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.18 ;
    %load/vec4 v0x7ffff85a0ee0_0;
    %load/vec4 v0x7ffff85a0fe0_0;
    %and;
    %store/vec4 v0x7ffff85a10c0_0, 0, 32;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffff859f7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff85a0660_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff85a0660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffff85a0660_0;
    %store/vec4a v0x7ffff859ff00, 4, 0;
    %load/vec4 v0x7ffff85a0660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff85a0660_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7ffff859f7b0;
T_9 ;
    %wait E_0x7ffff859fbd0;
    %load/vec4 v0x7ffff85a0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7ffff85a0b00_0;
    %load/vec4 v0x7ffff859fc50_0;
    %add;
    %store/vec4 v0x7ffff85a0720_0, 0, 32;
    %load/vec4 v0x7ffff85a0720_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7ffff85a0490_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ffff85a0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ffff85a0a30_0;
    %load/vec4 v0x7ffff859fc50_0;
    %add;
    %store/vec4 v0x7ffff85a0720_0, 0, 32;
    %load/vec4 v0x7ffff85a0720_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7ffff85a0490_0, 0, 5;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff859f7b0;
T_10 ;
    %wait E_0x7ffff8544510;
    %load/vec4 v0x7ffff85a0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ffff85a0490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff859ff00, 4;
    %assign/vec4 v0x7ffff859fd30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ffff85a0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ffff859fe00_0;
    %load/vec4 v0x7ffff85a0490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff859ff00, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffff859f7b0;
T_11 ;
    %wait E_0x7ffff859fa50;
    %load/vec4 v0x7ffff85a0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7ffff85a0490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff859ff00, 4;
    %store/vec4 v0x7ffff859fd30_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ffff859e5a0;
T_12 ;
    %wait E_0x7ffff8580f50;
    %load/vec4 v0x7ffff859f2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff859f620_0, 0, 32;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x7ffff859eb50_0;
    %parti/s 1, 7, 4;
    %replicate 25;
    %load/vec4 v0x7ffff859eb50_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x7ffff859ed30_0;
    %parti/s 1, 15, 5;
    %replicate 17;
    %load/vec4 v0x7ffff859ed30_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffff859ec50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %jmp T_12.9;
T_12.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff859ee20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x7ffff859ef00_0;
    %store/vec4 v0x7ffff859f450_0, 0, 32;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x7ffff859f1f0_0;
    %store/vec4 v0x7ffff859f620_0, 0, 32;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff859f110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859f620_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffff859f030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff859f620_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ffff851d9d0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x7ffff85a3da0_0;
    %inv;
    %store/vec4 v0x7ffff85a3da0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffff851d9d0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff85a3da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff85a3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff85a3ee0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff85a3f80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff85a3f80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff85a3ee0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7ffff851d9d0;
T_15 ;
    %vpi_call 3 34 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff851d9d0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
