{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ram/your_instance_name",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "70A10796648B5DF784C7FE8B20824716",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_0[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_1[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_2[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_3[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_4",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_4[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_5",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_5[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_6",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_6[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_7",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_7[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_8",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_8[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_9",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_9[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_10",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_10[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_11",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_11[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_12",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_12[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_13",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_13[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_14",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_14[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_all_data_ila_15",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[0]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[1]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[2]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[3]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[4]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[5]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[6]"
                                            },
                                            {
                                                "name": "u_ram/ram_all_data_ila_15[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "u_ram/sys_rst_n_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_clock_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_data_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "u_ram/ram_address_lock_en_ila",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "your_instance_name",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "C43761E0C03650398C6907A263A83E64",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "cpu_bus_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_bus_ila[7]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[6]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[5]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[4]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[3]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[2]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[1]"
                                            },
                                            {
                                                "name": "cpu_bus_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "a_reg_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "a_reg_data_ila[7]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[6]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[5]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[4]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[3]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[2]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[1]"
                                            },
                                            {
                                                "name": "a_reg_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "b_reg_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "b_reg_data_ila[7]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[6]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[5]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[4]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[3]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[2]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[1]"
                                            },
                                            {
                                                "name": "b_reg_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "alu_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_data_ila[7]"
                                            },
                                            {
                                                "name": "alu_data_ila[6]"
                                            },
                                            {
                                                "name": "alu_data_ila[5]"
                                            },
                                            {
                                                "name": "alu_data_ila[4]"
                                            },
                                            {
                                                "name": "alu_data_ila[3]"
                                            },
                                            {
                                                "name": "alu_data_ila[2]"
                                            },
                                            {
                                                "name": "alu_data_ila[1]"
                                            },
                                            {
                                                "name": "alu_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "pc_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pc_data_ila[3]"
                                            },
                                            {
                                                "name": "pc_data_ila[2]"
                                            },
                                            {
                                                "name": "pc_data_ila[1]"
                                            },
                                            {
                                                "name": "pc_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "ram_address_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ram_address_ila[3]"
                                            },
                                            {
                                                "name": "ram_address_ila[2]"
                                            },
                                            {
                                                "name": "ram_address_ila[1]"
                                            },
                                            {
                                                "name": "ram_address_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "ram_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ram_data_ila[7]"
                                            },
                                            {
                                                "name": "ram_data_ila[6]"
                                            },
                                            {
                                                "name": "ram_data_ila[5]"
                                            },
                                            {
                                                "name": "ram_data_ila[4]"
                                            },
                                            {
                                                "name": "ram_data_ila[3]"
                                            },
                                            {
                                                "name": "ram_data_ila[2]"
                                            },
                                            {
                                                "name": "ram_data_ila[1]"
                                            },
                                            {
                                                "name": "ram_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "command_counter_encode_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "command_counter_encode_ila[2]"
                                            },
                                            {
                                                "name": "command_counter_encode_ila[1]"
                                            },
                                            {
                                                "name": "command_counter_encode_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "command_counter_decode_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "command_counter_decode_ila[5]"
                                            },
                                            {
                                                "name": "command_counter_decode_ila[4]"
                                            },
                                            {
                                                "name": "command_counter_decode_ila[3]"
                                            },
                                            {
                                                "name": "command_counter_decode_ila[2]"
                                            },
                                            {
                                                "name": "command_counter_decode_ila[1]"
                                            },
                                            {
                                                "name": "command_counter_decode_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "command_reg_data_ila",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "command_reg_data_ila[7]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[6]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[5]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[4]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[3]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[2]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[1]"
                                            },
                                            {
                                                "name": "command_reg_data_ila[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "cpu_clock_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "cpu_clock_n_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "a_reg_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "a_reg_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "b_reg_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "b_reg_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "alu_full_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "alu_empty_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "alu_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "alu_sub_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "pc_load_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "pc_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "pc_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "command_reg_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "command_reg_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "ram_hand_mode_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "ram_auto_mode_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 47,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "ram_address_lock_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 48,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "ram_data_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 49,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "ram_data_out_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 50,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "display_smg_in_en_ila",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 51,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "sys_rst_n_ila",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}