module delay_line(input clk, input rst, input [7:0] data, output reg [7:0] delayed_data);

    reg [7:0] data_reg [0:9];
    integer i;
    
    always @(posedge clk or posedge rst) begin
        if (rst)
            data_reg <= {10{8'b0}};
        else begin
            for (i = 9; i > 0; i = i -1) begin
                data_reg[i] <= data_reg[i-1];
            end
            data_reg[0] <= data;
        end
    end
    
    assign delayed_data = data_reg[9];
    
endmodule