Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 17:44:23 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_rx_gp_tx_top_control_sets_placed.rpt
| Design       : eth_rx_gp_tx_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   246 |
| Unused register locations in slices containing registers |   988 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1176 |          356 |
| No           | No                    | Yes                    |             105 |           27 |
| No           | Yes                   | No                     |             701 |          219 |
| Yes          | No                    | No                     |             408 |          125 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |            1230 |          359 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                Enable Signal                                                                                |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4 |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                     |                                                                                                                                                                       |                1 |              1 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/tx_reset_lanes_i                                                 |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_stats_reset/async_rst4                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                      |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                     |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                     |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                     |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                      |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                       |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[5][1]                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                  |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                     |                                                                                                                                                                       |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                                    |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/CAPTURE2_out                                                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                       |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4       |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                 |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5 |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                      |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                            |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                     |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                            |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][0]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                  |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                     |                                                                                                                                                                       |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                     |                                                                                                                                                                       |                1 |              1 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_system_reset_c                                                                                    |                1 |              2 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r2_reg                                  |                1 |              2 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r0                                                     |                                                                                                                                                                       |                2 |              2 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | G_RESET_IBUF                                                                                                                                                          |                1 |              2 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | G_RESET_IBUF                                                                                                                                                          |                1 |              2 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                            |                                                                                                                                                                       |                2 |              2 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                            | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              2 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                         |                1 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_jumbo_en_reg_0                                               |                1 |              3 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]         |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                       | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                       | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5 | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][0]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_DATA_VALID_reg                                       | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][3]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_0_64_i_1_n_0                                                                             |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/s_axi_araddr[10]_i_2_n_0                                                                                                                      | s_axi_lite_control_generate_0/s_axi_araddr[10]                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][4]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][2]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/in_frame_r_reg                                                   |                3 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][6]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                         |                1 |              4 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3                                                                                         |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                                                      | aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_reset_out                                                                                                             |                3 |              4 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                    |                3 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][3]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                3 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][7]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CR178124_FIX_reg[0]                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                               | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_2                                    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                               | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_req_in_tx_reg_reg                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                2 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                            |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                         |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][1]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][1]                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][5]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][7]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_reg                                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                            |                                                                                                                                                                       |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][9]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][1]                                 |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                   |                                                                                                                                                                       |                4 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                   |                                                                                                                                                                       |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[5][0]                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                  |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][0]                                 |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][3]                                 |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][2]                                 |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][5]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][4]                                 |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                            |                                                                                                                                                                       |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                            |                                                                                                                                                                       |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                            | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                             |                1 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                       | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                 |                2 |              4 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_reg                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                3 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                      |                1 |              5 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_busy_i                                                                             |                1 |              5 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | reset_gen_0/syn_block_1/data_out                                                                                                                                      |                1 |              5 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                            |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | reset_gen_0/syn_block_1/data_out                                                                                                                                      |                1 |              5 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0][0]                        |                                                                                                                                                                       |                2 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                         |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out3                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                    |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | reset_gen_0/enable                                                                                                                                                          |                                                                                                                                                                       |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/FSM_sequential_axi_state[4]_i_2_n_0                                                                                                           | reset_gen_0/SR[0]                                                                                                                                                     |                2 |              5 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                            |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/capture_address_reg[5][0]                                                 | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/addr[10]_i_1_n_0                                                                                                                              | reset_gen_0/SR[0]                                                                                                                                                     |                3 |              6 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/SR[0]                                                      |                2 |              6 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                             |                1 |              6 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                                    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/next_count_read                                   |                3 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                        | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                         |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   | reset_gen_0/sel                                                                                                                                                             | reset_gen_0/syn_block_1/data_out                                                                                                                                      |                2 |              6 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                  |                1 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                2 |              7 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_aurora_lane_simplex_v5_0_i/tx_err_detect_simplex_i/SS[0]                                                             |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_op[1]_i_1_n_0                                                                                                                            | reset_gen_0/SR[0]                                                                                                                                                     |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_wr_data_0                                                                                                                                |                                                                                                                                                                       |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3               |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_reset_out                                                                                                             |                5 |              7 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_pause_frame_i_1_n_0                                                                            |                                                                                                                                                                       |                2 |              7 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                              |                                                                                                                                                                       |                1 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1        |                2 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1  |                2 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1    |                2 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                1 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                2 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                2 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                                        | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                  |                1 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1        |                2 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                                                  | aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_reset_out                                                                                                             |                2 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_rd_byte[7]_i_1_n_0                        |                1 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                               | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                1 |              8 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | axis_dwidth_converter_0_0/inst/areset_r                                                                                                                               |                4 |              8 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_aurora_lane_simplex_v5_0_i/sym_gen_i/TX_DATA[15]_i_1_n_0                                                                   |                                                                                                                                                                       |                5 |              8 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_aurora_lane_simplex_v5_0_i/sym_gen_i/TX_DATA_reg0                                                                          |                                                                                                                                                                       |                3 |              8 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                 |                2 |              8 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                              |                                                                                                                                                                       |                2 |              9 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_control_i/E[0]                                                                                                  | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/in_frame_r_reg                                                   |                2 |              9 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   |                                                                                                                                                                             |                                                                                                                                                                       |                3 |              9 |
|  aurora_8b10b_tx_0/inst/gt_refclk1_out                                                 |                                                                                                                                                                             |                                                                                                                                                                       |                4 |              9 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                       |                4 |              9 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | reset_gen_0/syn_block_1/data_out                                                                                                                                      |                2 |             10 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                       | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                    |                4 |             10 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                 |                                                                                                                                                                       |                3 |             10 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb                                                                                               |                                                                                                                                                                       |                3 |             10 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   | reset_gen_0/syn_block_0/data_out                                                                                                                                            |                                                                                                                                                                       |                2 |             10 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DATA_COUNTER_reg[10][0]                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                             |                3 |             11 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                4 |             12 |
|  clock_gen_0/clk_system_bufg                                                           |                                                                                                                                                                             |                                                                                                                                                                       |                3 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/E[0]                                                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                3 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   |                                                                                                                                                                             |                                                                                                                                                                       |                4 |             13 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out3                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                  |                4 |             14 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                              |                5 |             14 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                4 |             14 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                     |                                                                                                                                                                       |                3 |             14 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/count_16d_srl_r0                                                                                         | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/SR[0]                                                                                                |                3 |             15 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                                        |                3 |             15 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[1]_0[0]                                             |                5 |             15 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                  |                4 |             15 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                            | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                4 |             15 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                3 |             16 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                             |                                                                                                                                                                       |                4 |             16 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/wepa                                                    |                                                                                                                                                                       |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                     |                                                                                                                                                                       |                4 |             16 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                         | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                7 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_wr_data_0                                                                                                                                | s_axi_lite_control_generate_0/mdio_wr_data[31]_i_1_n_0                                                                                                                |                3 |             16 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                3 |             16 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                        | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                              | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                   |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_ma_tx_data_reg[0][0]                                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_frame_length_reg[4]                                                | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                 | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                3 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                3 |             17 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/axis_rd_eop                                                 | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                    |                5 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]_0[0]                                | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]_1[0]                          |                7 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/axi_rd_data[16]_i_1_n_0                                                                                                                       |                                                                                                                                                                       |                4 |             17 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/wait_for_lane_up_r0                                           |                5 |             17 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/AR[0]                                                                                |                5 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/SR[0]                                                               |                8 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                 | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                             |                5 |             17 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axis_wr_eop                                                         | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                      |                5 |             17 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                            | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/counter_reg[0]_rep__0                                                       |                5 |             18 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/simplex_timer_r[0]_i_2_n_0                                                                                                    | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/simplex_timer_r0                                                                                     |                5 |             18 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/axi_wr_data[31]_i_1_n_0                                                                                                                       | reset_gen_0/SR[0]                                                                                                                                                     |                5 |             19 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_MAX_FRAME_LENGTH_reg[14]_0[0]                        | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                4 |             19 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper                                       |                5 |             20 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                             |                                                                                                                                                                       |                5 |             22 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                           | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                4 |             22 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                           | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |               10 |             22 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                         | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/SR[0]                                                                                                |                4 |             23 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/SR[0]                                                                                                |                8 |             23 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/p_13_in                                                                                                                                       | s_axi_lite_control_generate_0/s_axi_wdata[31]_i_1_n_0                                                                                                                 |                5 |             26 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                                  | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_stats_reset/SR[0]                                                            |                7 |             28 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                          | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                8 |             28 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                |                                                                                                                                                                       |                7 |             29 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                7 |             30 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                             |                                                                                                                                                                       |               11 |             31 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                                    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower[31]                                   |                8 |             32 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                        | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                                                 |               10 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                    |                5 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[0]                                                    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                6 |             32 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_control_i/E[0]                                                                                                  |                                                                                                                                                                       |                8 |             36 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                     | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                    |               12 |             46 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear                                     |               10 |             49 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                                  |                                                                                                                                                                       |               15 |             52 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                            | eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                      |               17 |             80 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |               24 |             84 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                            | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |               33 |             87 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/WE                                                      |                                                                                                                                                                       |               24 |             93 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                            |                                                                                                                                                                       |               25 |             96 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |               35 |            101 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             |                                                                                                                                                                       |               47 |            105 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                                        |               34 |            128 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                             | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |               36 |            130 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                             |                                                                                                                                                                       |               70 |            202 |
|  aurora_8b10b_tx_0/inst/clock_module_i/CLK                                             |                                                                                                                                                                             |                                                                                                                                                                       |               88 |            272 |
|  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                             |                                                                                                                                                                       |              134 |            540 |
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    56 |
| 2      |                     8 |
| 3      |                    10 |
| 4      |                    46 |
| 5      |                    11 |
| 6      |                     9 |
| 7      |                     9 |
| 8      |                    16 |
| 9      |                     5 |
| 10     |                     5 |
| 11     |                     1 |
| 12     |                     3 |
| 13     |                     1 |
| 14     |                     4 |
| 15     |                     5 |
| 16+    |                    57 |
+--------+-----------------------+


