
stm32c0_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023e0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080024a0  080024a0  000124a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002534  08002534  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08002534  08002534  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002534  08002534  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002534  08002534  00012534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002538  08002538  00012538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800253c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000010  0800254c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  0800254c  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009161  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018e7  00000000  00000000  00029199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002aa80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002b4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012dcd  00000000  00000000  0002bde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf1f  00000000  00000000  0003ebb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00075dad  00000000  00000000  0004aad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c0881  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002374  00000000  00000000  000c08d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002488 	.word	0x08002488

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08002488 	.word	0x08002488

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <apInit>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apInit(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  ledInit();
 8000224:	f000 f81d 	bl	8000262 <ledInit>
  pwmInit();
 8000228:	f000 f888 	bl	800033c <pwmInit>
}
 800022c:	46c0      	nop			; (mov r8, r8)
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <apMain>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apMain(void)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	b082      	sub	sp, #8
 8000236:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  ledSetDuty(_DEF_CH1, 100);
 8000238:	2164      	movs	r1, #100	; 0x64
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f862 	bl	8000304 <ledSetDuty>
      HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
    }
    */

    //Non-Blocking & Encapsulation & Modularization
    if (millis() - pre_time >= 500)
 8000240:	f000 f8c2 	bl	80003c8 <millis>
 8000244:	0002      	movs	r2, r0
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	1ad2      	subs	r2, r2, r3
 800024a:	23fa      	movs	r3, #250	; 0xfa
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	429a      	cmp	r2, r3
 8000250:	d3f6      	bcc.n	8000240 <apMain+0xe>
    {
      pre_time = millis();
 8000252:	f000 f8b9 	bl	80003c8 <millis>
 8000256:	0003      	movs	r3, r0
 8000258:	607b      	str	r3, [r7, #4]
      ledToggle(_DEF_CH1);
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f835 	bl	80002ca <ledToggle>
    if (millis() - pre_time >= 500)
 8000260:	e7ee      	b.n	8000240 <apMain+0xe>

08000262 <ledInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool ledInit(void)
{
 8000262:	b580      	push	{r7, lr}
 8000264:	af00      	add	r7, sp, #0
  return true;
 8000266:	2301      	movs	r3, #1
}
 8000268:	0018      	movs	r0, r3
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
	...

08000270 <ledOn>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOn(uint8_t ch)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	0002      	movs	r2, r0
 8000278:	1dfb      	adds	r3, r7, #7
 800027a:	701a      	strb	r2, [r3, #0]
  switch(ch)
 800027c:	1dfb      	adds	r3, r7, #7
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d109      	bne.n	8000298 <ledOn+0x28>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
      pwmWrite(_DEF_CH1, 100 - led_duty[_DEF_CH1]);
 8000284:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <ledOn+0x30>)
 8000286:	881b      	ldrh	r3, [r3, #0]
 8000288:	2264      	movs	r2, #100	; 0x64
 800028a:	1ad3      	subs	r3, r2, r3
 800028c:	b29b      	uxth	r3, r3
 800028e:	0019      	movs	r1, r3
 8000290:	2000      	movs	r0, #0
 8000292:	f000 f861 	bl	8000358 <pwmWrite>
      break;
 8000296:	46c0      	nop			; (mov r8, r8)
  }
}
 8000298:	46c0      	nop			; (mov r8, r8)
 800029a:	46bd      	mov	sp, r7
 800029c:	b002      	add	sp, #8
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	20000000 	.word	0x20000000

080002a4 <ledOff>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOff(uint8_t ch)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	0002      	movs	r2, r0
 80002ac:	1dfb      	adds	r3, r7, #7
 80002ae:	701a      	strb	r2, [r3, #0]
  switch(ch)
 80002b0:	1dfb      	adds	r3, r7, #7
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d104      	bne.n	80002c2 <ledOff+0x1e>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
      pwmWrite(_DEF_CH1, 100);
 80002b8:	2164      	movs	r1, #100	; 0x64
 80002ba:	2000      	movs	r0, #0
 80002bc:	f000 f84c 	bl	8000358 <pwmWrite>
      break;
 80002c0:	46c0      	nop			; (mov r8, r8)
  }
}
 80002c2:	46c0      	nop			; (mov r8, r8)
 80002c4:	46bd      	mov	sp, r7
 80002c6:	b002      	add	sp, #8
 80002c8:	bd80      	pop	{r7, pc}

080002ca <ledToggle>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledToggle(uint8_t ch)
{
 80002ca:	b580      	push	{r7, lr}
 80002cc:	b082      	sub	sp, #8
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	0002      	movs	r2, r0
 80002d2:	1dfb      	adds	r3, r7, #7
 80002d4:	701a      	strb	r2, [r3, #0]
  switch(ch)
 80002d6:	1dfb      	adds	r3, r7, #7
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d10d      	bne.n	80002fa <ledToggle+0x30>
  {
    case _DEF_CH1:
      //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
      if (pwmRead(_DEF_CH1) == 100)
 80002de:	2000      	movs	r0, #0
 80002e0:	f000 f854 	bl	800038c <pwmRead>
 80002e4:	0003      	movs	r3, r0
 80002e6:	2b64      	cmp	r3, #100	; 0x64
 80002e8:	d103      	bne.n	80002f2 <ledToggle+0x28>
      {
        ledOn(_DEF_CH1);
 80002ea:	2000      	movs	r0, #0
 80002ec:	f7ff ffc0 	bl	8000270 <ledOn>
      }
      else
      {
        ledOff(_DEF_CH1);
      }
      break;
 80002f0:	e002      	b.n	80002f8 <ledToggle+0x2e>
        ledOff(_DEF_CH1);
 80002f2:	2000      	movs	r0, #0
 80002f4:	f7ff ffd6 	bl	80002a4 <ledOff>
      break;
 80002f8:	46c0      	nop			; (mov r8, r8)
  }
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b002      	add	sp, #8
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <ledSetDuty>:
* Inputs        : ch, duty_data
* Outputs       :
* Return        : void
*****************************************************************************/
void ledSetDuty(uint8_t ch, uint16_t duty_data)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	0002      	movs	r2, r0
 800030c:	1dfb      	adds	r3, r7, #7
 800030e:	701a      	strb	r2, [r3, #0]
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	1c0a      	adds	r2, r1, #0
 8000314:	801a      	strh	r2, [r3, #0]
  switch(ch)
 8000316:	1dfb      	adds	r3, r7, #7
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d107      	bne.n	800032e <ledSetDuty+0x2a>
  {
    case _DEF_CH1:
      led_duty[ch] = duty_data;
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	781a      	ldrb	r2, [r3, #0]
 8000322:	4b05      	ldr	r3, [pc, #20]	; (8000338 <ledSetDuty+0x34>)
 8000324:	0052      	lsls	r2, r2, #1
 8000326:	1d39      	adds	r1, r7, #4
 8000328:	8809      	ldrh	r1, [r1, #0]
 800032a:	52d1      	strh	r1, [r2, r3]
      break;
 800032c:	46c0      	nop			; (mov r8, r8)
  }

}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	b002      	add	sp, #8
 8000334:	bd80      	pop	{r7, pc}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	20000000 	.word	0x20000000

0800033c <pwmInit>:
* Inputs        : void
* Outputs       : true
* Return        : bool
*****************************************************************************/
bool pwmInit(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000340:	4b04      	ldr	r3, [pc, #16]	; (8000354 <pwmInit+0x18>)
 8000342:	2100      	movs	r1, #0
 8000344:	0018      	movs	r0, r3
 8000346:	f001 f8f5 	bl	8001534 <HAL_TIM_PWM_Start>

  return true;
 800034a:	2301      	movs	r3, #1
}
 800034c:	0018      	movs	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	2000002c 	.word	0x2000002c

08000358 <pwmWrite>:
* Inputs        : ch, duty
* Outputs       : -
* Return        : void
*****************************************************************************/
void pwmWrite(uint8_t ch, uint16_t duty)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	0002      	movs	r2, r0
 8000360:	1dfb      	adds	r3, r7, #7
 8000362:	701a      	strb	r2, [r3, #0]
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	1c0a      	adds	r2, r1, #0
 8000368:	801a      	strh	r2, [r3, #0]
  switch(ch)
 800036a:	1dfb      	adds	r3, r7, #7
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d105      	bne.n	800037e <pwmWrite+0x26>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <pwmWrite+0x30>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	1d3a      	adds	r2, r7, #4
 8000378:	8812      	ldrh	r2, [r2, #0]
 800037a:	635a      	str	r2, [r3, #52]	; 0x34
      break;
 800037c:	46c0      	nop			; (mov r8, r8)
  }
}
 800037e:	46c0      	nop			; (mov r8, r8)
 8000380:	46bd      	mov	sp, r7
 8000382:	b002      	add	sp, #8
 8000384:	bd80      	pop	{r7, pc}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	2000002c 	.word	0x2000002c

0800038c <pwmRead>:
* Inputs        : ch
* Outputs       : pwm_data
* Return        : uint16_t
*****************************************************************************/
uint16_t pwmRead(uint8_t ch)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	0002      	movs	r2, r0
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	701a      	strb	r2, [r3, #0]
  uint16_t pwm_data = 0;
 8000398:	210e      	movs	r1, #14
 800039a:	187b      	adds	r3, r7, r1
 800039c:	2200      	movs	r2, #0
 800039e:	801a      	strh	r2, [r3, #0]


  switch(ch)
 80003a0:	1dfb      	adds	r3, r7, #7
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d105      	bne.n	80003b4 <pwmRead+0x28>
  {
    case _DEF_CH1:
      pwm_data = htim1.Instance->CCR1;
 80003a8:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <pwmRead+0x38>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003ae:	187b      	adds	r3, r7, r1
 80003b0:	801a      	strh	r2, [r3, #0]
      break;
 80003b2:	46c0      	nop			; (mov r8, r8)
  }

  return pwm_data;
 80003b4:	230e      	movs	r3, #14
 80003b6:	18fb      	adds	r3, r7, r3
 80003b8:	881b      	ldrh	r3, [r3, #0]

}
 80003ba:	0018      	movs	r0, r3
 80003bc:	46bd      	mov	sp, r7
 80003be:	b004      	add	sp, #16
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	2000002c 	.word	0x2000002c

080003c8 <millis>:
{
  HAL_Delay(time_ms);
}

uint32_t millis(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80003cc:	f000 fa84 	bl	80008d8 <HAL_GetTick>
 80003d0:	0003      	movs	r3, r0
}
 80003d2:	0018      	movs	r0, r3
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003dc:	f000 fa02 	bl	80007e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003e0:	f000 f809 	bl	80003f6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e4:	f000 f914 	bl	8000610 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003e8:	f000 f848 	bl	800047c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  apInit();
 80003ec:	f7ff ff18 	bl	8000220 <apInit>
  apMain();
 80003f0:	f7ff ff1f 	bl	8000232 <apMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003f4:	e7fe      	b.n	80003f4 <main+0x1c>

080003f6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f6:	b590      	push	{r4, r7, lr}
 80003f8:	b08d      	sub	sp, #52	; 0x34
 80003fa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fc:	2414      	movs	r4, #20
 80003fe:	193b      	adds	r3, r7, r4
 8000400:	0018      	movs	r0, r3
 8000402:	231c      	movs	r3, #28
 8000404:	001a      	movs	r2, r3
 8000406:	2100      	movs	r1, #0
 8000408:	f002 f836 	bl	8002478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	003b      	movs	r3, r7
 800040e:	0018      	movs	r0, r3
 8000410:	2314      	movs	r3, #20
 8000412:	001a      	movs	r2, r3
 8000414:	2100      	movs	r1, #0
 8000416:	f002 f82f 	bl	8002478 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041a:	193b      	adds	r3, r7, r4
 800041c:	2202      	movs	r2, #2
 800041e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000420:	193b      	adds	r3, r7, r4
 8000422:	2280      	movs	r2, #128	; 0x80
 8000424:	0052      	lsls	r2, r2, #1
 8000426:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000428:	193b      	adds	r3, r7, r4
 800042a:	2200      	movs	r2, #0
 800042c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800042e:	193b      	adds	r3, r7, r4
 8000430:	2240      	movs	r2, #64	; 0x40
 8000432:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000434:	193b      	adds	r3, r7, r4
 8000436:	0018      	movs	r0, r3
 8000438:	f000 fc7e 	bl	8000d38 <HAL_RCC_OscConfig>
 800043c:	1e03      	subs	r3, r0, #0
 800043e:	d001      	beq.n	8000444 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000440:	f000 f8fc 	bl	800063c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000444:	003b      	movs	r3, r7
 8000446:	2207      	movs	r2, #7
 8000448:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800044a:	003b      	movs	r3, r7
 800044c:	2200      	movs	r2, #0
 800044e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000450:	003b      	movs	r3, r7
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000456:	003b      	movs	r3, r7
 8000458:	2200      	movs	r2, #0
 800045a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800045c:	003b      	movs	r3, r7
 800045e:	2200      	movs	r2, #0
 8000460:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000462:	003b      	movs	r3, r7
 8000464:	2101      	movs	r1, #1
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fe60 	bl	800112c <HAL_RCC_ClockConfig>
 800046c:	1e03      	subs	r3, r0, #0
 800046e:	d001      	beq.n	8000474 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000470:	f000 f8e4 	bl	800063c <Error_Handler>
  }
}
 8000474:	46c0      	nop			; (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	b00d      	add	sp, #52	; 0x34
 800047a:	bd90      	pop	{r4, r7, pc}

0800047c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b09c      	sub	sp, #112	; 0x70
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000482:	2360      	movs	r3, #96	; 0x60
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	0018      	movs	r0, r3
 8000488:	2310      	movs	r3, #16
 800048a:	001a      	movs	r2, r3
 800048c:	2100      	movs	r1, #0
 800048e:	f001 fff3 	bl	8002478 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000492:	2354      	movs	r3, #84	; 0x54
 8000494:	18fb      	adds	r3, r7, r3
 8000496:	0018      	movs	r0, r3
 8000498:	230c      	movs	r3, #12
 800049a:	001a      	movs	r2, r3
 800049c:	2100      	movs	r1, #0
 800049e:	f001 ffeb 	bl	8002478 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004a2:	2338      	movs	r3, #56	; 0x38
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	0018      	movs	r0, r3
 80004a8:	231c      	movs	r3, #28
 80004aa:	001a      	movs	r2, r3
 80004ac:	2100      	movs	r1, #0
 80004ae:	f001 ffe3 	bl	8002478 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	0018      	movs	r0, r3
 80004b6:	2334      	movs	r3, #52	; 0x34
 80004b8:	001a      	movs	r2, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	f001 ffdc 	bl	8002478 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004c0:	4b51      	ldr	r3, [pc, #324]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004c2:	4a52      	ldr	r2, [pc, #328]	; (800060c <MX_TIM1_Init+0x190>)
 80004c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80004c6:	4b50      	ldr	r3, [pc, #320]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004c8:	222f      	movs	r2, #47	; 0x2f
 80004ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004cc:	4b4e      	ldr	r3, [pc, #312]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80004d2:	4b4d      	ldr	r3, [pc, #308]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004d4:	2263      	movs	r2, #99	; 0x63
 80004d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004d8:	4b4b      	ldr	r3, [pc, #300]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004de:	4b4a      	ldr	r3, [pc, #296]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004e4:	4b48      	ldr	r3, [pc, #288]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004ea:	4b47      	ldr	r3, [pc, #284]	; (8000608 <MX_TIM1_Init+0x18c>)
 80004ec:	0018      	movs	r0, r3
 80004ee:	f000 ff69 	bl	80013c4 <HAL_TIM_Base_Init>
 80004f2:	1e03      	subs	r3, r0, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80004f6:	f000 f8a1 	bl	800063c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fa:	2160      	movs	r1, #96	; 0x60
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	0152      	lsls	r2, r2, #5
 8000502:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000504:	187a      	adds	r2, r7, r1
 8000506:	4b40      	ldr	r3, [pc, #256]	; (8000608 <MX_TIM1_Init+0x18c>)
 8000508:	0011      	movs	r1, r2
 800050a:	0018      	movs	r0, r3
 800050c:	f001 f9ea 	bl	80018e4 <HAL_TIM_ConfigClockSource>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000514:	f000 f892 	bl	800063c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000518:	4b3b      	ldr	r3, [pc, #236]	; (8000608 <MX_TIM1_Init+0x18c>)
 800051a:	0018      	movs	r0, r3
 800051c:	f000 ffaa 	bl	8001474 <HAL_TIM_PWM_Init>
 8000520:	1e03      	subs	r3, r0, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000524:	f000 f88a 	bl	800063c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000528:	2154      	movs	r1, #84	; 0x54
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800053c:	187a      	adds	r2, r7, r1
 800053e:	4b32      	ldr	r3, [pc, #200]	; (8000608 <MX_TIM1_Init+0x18c>)
 8000540:	0011      	movs	r1, r2
 8000542:	0018      	movs	r0, r3
 8000544:	f001 fe6c 	bl	8002220 <HAL_TIMEx_MasterConfigSynchronization>
 8000548:	1e03      	subs	r3, r0, #0
 800054a:	d001      	beq.n	8000550 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800054c:	f000 f876 	bl	800063c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000550:	2138      	movs	r1, #56	; 0x38
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2260      	movs	r2, #96	; 0x60
 8000556:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2200      	movs	r2, #0
 800056e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2200      	movs	r2, #0
 8000574:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800057c:	1879      	adds	r1, r7, r1
 800057e:	4b22      	ldr	r3, [pc, #136]	; (8000608 <MX_TIM1_Init+0x18c>)
 8000580:	2200      	movs	r2, #0
 8000582:	0018      	movs	r0, r3
 8000584:	f001 f8ae 	bl	80016e4 <HAL_TIM_PWM_ConfigChannel>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800058c:	f000 f856 	bl	800063c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	2200      	movs	r2, #0
 800059a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	2200      	movs	r2, #0
 80005a6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80005a8:	1d3b      	adds	r3, r7, #4
 80005aa:	2200      	movs	r2, #0
 80005ac:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2280      	movs	r2, #128	; 0x80
 80005b2:	0192      	lsls	r2, r2, #6
 80005b4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2280      	movs	r2, #128	; 0x80
 80005cc:	0492      	lsls	r2, r2, #18
 80005ce:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2200      	movs	r2, #0
 80005da:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2200      	movs	r2, #0
 80005e0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005e2:	1d3a      	adds	r2, r7, #4
 80005e4:	4b08      	ldr	r3, [pc, #32]	; (8000608 <MX_TIM1_Init+0x18c>)
 80005e6:	0011      	movs	r1, r2
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fe7b 	bl	80022e4 <HAL_TIMEx_ConfigBreakDeadTime>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80005f2:	f000 f823 	bl	800063c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <MX_TIM1_Init+0x18c>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 f869 	bl	80006d0 <HAL_TIM_MspPostInit>

}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	b01c      	add	sp, #112	; 0x70
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	2000002c 	.word	0x2000002c
 800060c:	40012c00 	.word	0x40012c00

08000610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <MX_GPIO_Init+0x28>)
 8000618:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800061a:	4b07      	ldr	r3, [pc, #28]	; (8000638 <MX_GPIO_Init+0x28>)
 800061c:	2101      	movs	r1, #1
 800061e:	430a      	orrs	r2, r1
 8000620:	635a      	str	r2, [r3, #52]	; 0x34
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <MX_GPIO_Init+0x28>)
 8000624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000626:	2201      	movs	r2, #1
 8000628:	4013      	ands	r3, r2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000640:	b672      	cpsid	i
}
 8000642:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000644:	e7fe      	b.n	8000644 <Error_Handler+0x8>
	...

08000648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800064e:	4b0f      	ldr	r3, [pc, #60]	; (800068c <HAL_MspInit+0x44>)
 8000650:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <HAL_MspInit+0x44>)
 8000654:	2101      	movs	r1, #1
 8000656:	430a      	orrs	r2, r1
 8000658:	641a      	str	r2, [r3, #64]	; 0x40
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <HAL_MspInit+0x44>)
 800065c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065e:	2201      	movs	r2, #1
 8000660:	4013      	ands	r3, r2
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000666:	4b09      	ldr	r3, [pc, #36]	; (800068c <HAL_MspInit+0x44>)
 8000668:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <HAL_MspInit+0x44>)
 800066c:	2180      	movs	r1, #128	; 0x80
 800066e:	0549      	lsls	r1, r1, #21
 8000670:	430a      	orrs	r2, r1
 8000672:	63da      	str	r2, [r3, #60]	; 0x3c
 8000674:	4b05      	ldr	r3, [pc, #20]	; (800068c <HAL_MspInit+0x44>)
 8000676:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000678:	2380      	movs	r3, #128	; 0x80
 800067a:	055b      	lsls	r3, r3, #21
 800067c:	4013      	ands	r3, r2
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	40021000 	.word	0x40021000

08000690 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <HAL_TIM_Base_MspInit+0x38>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d10d      	bne.n	80006be <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006a2:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <HAL_TIM_Base_MspInit+0x3c>)
 80006a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <HAL_TIM_Base_MspInit+0x3c>)
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	0109      	lsls	r1, r1, #4
 80006ac:	430a      	orrs	r2, r1
 80006ae:	641a      	str	r2, [r3, #64]	; 0x40
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_TIM_Base_MspInit+0x3c>)
 80006b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	011b      	lsls	r3, r3, #4
 80006b8:	4013      	ands	r3, r2
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b004      	add	sp, #16
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40012c00 	.word	0x40012c00
 80006cc:	40021000 	.word	0x40021000

080006d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b089      	sub	sp, #36	; 0x24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	240c      	movs	r4, #12
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	0018      	movs	r0, r3
 80006de:	2314      	movs	r3, #20
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f001 fec8 	bl	8002478 <memset>
  if(htim->Instance==TIM1)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a14      	ldr	r2, [pc, #80]	; (8000740 <HAL_TIM_MspPostInit+0x70>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d122      	bne.n	8000738 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	4b14      	ldr	r3, [pc, #80]	; (8000744 <HAL_TIM_MspPostInit+0x74>)
 80006f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006f6:	4b13      	ldr	r3, [pc, #76]	; (8000744 <HAL_TIM_MspPostInit+0x74>)
 80006f8:	2101      	movs	r1, #1
 80006fa:	430a      	orrs	r2, r1
 80006fc:	635a      	str	r2, [r3, #52]	; 0x34
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <HAL_TIM_MspPostInit+0x74>)
 8000700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000702:	2201      	movs	r2, #1
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA5     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800070a:	0021      	movs	r1, r4
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2220      	movs	r2, #32
 8000710:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2202      	movs	r2, #2
 8000716:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2200      	movs	r2, #0
 8000722:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2205      	movs	r2, #5
 8000728:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	187a      	adds	r2, r7, r1
 800072c:	23a0      	movs	r3, #160	; 0xa0
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	0011      	movs	r1, r2
 8000732:	0018      	movs	r0, r3
 8000734:	f000 f98e 	bl	8000a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000738:	46c0      	nop			; (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	b009      	add	sp, #36	; 0x24
 800073e:	bd90      	pop	{r4, r7, pc}
 8000740:	40012c00 	.word	0x40012c00
 8000744:	40021000 	.word	0x40021000

08000748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800074c:	e7fe      	b.n	800074c <NMI_Handler+0x4>

0800074e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000752:	e7fe      	b.n	8000752 <HardFault_Handler+0x4>

08000754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076c:	f000 f8a4 	bl	80008b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000770:	46c0      	nop			; (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <SystemInit+0x14>)
 800077e:	2280      	movs	r2, #128	; 0x80
 8000780:	0512      	lsls	r2, r2, #20
 8000782:	609a      	str	r2, [r3, #8]
#endif
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000790:	480d      	ldr	r0, [pc, #52]	; (80007c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000792:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000794:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000796:	e003      	b.n	80007a0 <LoopCopyDataInit>

08000798 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800079a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800079c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800079e:	3104      	adds	r1, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80007a0:	480b      	ldr	r0, [pc, #44]	; (80007d0 <LoopForever+0xa>)
  ldr r3, =_edata
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <LoopForever+0xe>)
  adds r2, r0, r1
 80007a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007a8:	d3f6      	bcc.n	8000798 <CopyDataInit>
  ldr r2, =_sbss
 80007aa:	4a0b      	ldr	r2, [pc, #44]	; (80007d8 <LoopForever+0x12>)
  b LoopFillZerobss
 80007ac:	e002      	b.n	80007b4 <LoopFillZerobss>

080007ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  str  r3, [r2]
 80007b0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b2:	3204      	adds	r2, #4

080007b4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <LoopForever+0x16>)
  cmp r2, r3
 80007b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007b8:	d3f9      	bcc.n	80007ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007ba:	f7ff ffdd 	bl	8000778 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80007be:	f001 fe37 	bl	8002430 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007c2:	f7ff fe09 	bl	80003d8 <main>

080007c6 <LoopForever>:

LoopForever:
    b LoopForever
 80007c6:	e7fe      	b.n	80007c6 <LoopForever>
  ldr   r0, =_estack
 80007c8:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80007cc:	0800253c 	.word	0x0800253c
  ldr r0, =_sdata
 80007d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007d4:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80007d8:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80007dc:	2000007c 	.word	0x2000007c

080007e0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e0:	e7fe      	b.n	80007e0 <ADC1_IRQHandler>
	...

080007e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f0:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <HAL_Init+0x3c>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	4b0a      	ldr	r3, [pc, #40]	; (8000820 <HAL_Init+0x3c>)
 80007f6:	2180      	movs	r1, #128	; 0x80
 80007f8:	0049      	lsls	r1, r1, #1
 80007fa:	430a      	orrs	r2, r1
 80007fc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007fe:	2000      	movs	r0, #0
 8000800:	f000 f810 	bl	8000824 <HAL_InitTick>
 8000804:	1e03      	subs	r3, r0, #0
 8000806:	d003      	beq.n	8000810 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	2201      	movs	r2, #1
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	e001      	b.n	8000814 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000810:	f7ff ff1a 	bl	8000648 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781b      	ldrb	r3, [r3, #0]
}
 8000818:	0018      	movs	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	b002      	add	sp, #8
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800082c:	230f      	movs	r3, #15
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8000834:	4b1d      	ldr	r3, [pc, #116]	; (80008ac <HAL_InitTick+0x88>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d02b      	beq.n	8000894 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800083c:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <HAL_InitTick+0x8c>)
 800083e:	681c      	ldr	r4, [r3, #0]
 8000840:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <HAL_InitTick+0x88>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	0019      	movs	r1, r3
 8000846:	23fa      	movs	r3, #250	; 0xfa
 8000848:	0098      	lsls	r0, r3, #2
 800084a:	f7ff fc5d 	bl	8000108 <__udivsi3>
 800084e:	0003      	movs	r3, r0
 8000850:	0019      	movs	r1, r3
 8000852:	0020      	movs	r0, r4
 8000854:	f7ff fc58 	bl	8000108 <__udivsi3>
 8000858:	0003      	movs	r3, r0
 800085a:	0018      	movs	r0, r3
 800085c:	f000 f8ed 	bl	8000a3a <HAL_SYSTICK_Config>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d112      	bne.n	800088a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b03      	cmp	r3, #3
 8000868:	d80a      	bhi.n	8000880 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800086a:	6879      	ldr	r1, [r7, #4]
 800086c:	2301      	movs	r3, #1
 800086e:	425b      	negs	r3, r3
 8000870:	2200      	movs	r2, #0
 8000872:	0018      	movs	r0, r3
 8000874:	f000 f8cc 	bl	8000a10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_InitTick+0x90>)
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	e00d      	b.n	800089c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000880:	230f      	movs	r3, #15
 8000882:	18fb      	adds	r3, r7, r3
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
 8000888:	e008      	b.n	800089c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800088a:	230f      	movs	r3, #15
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	2201      	movs	r2, #1
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	e003      	b.n	800089c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000894:	230f      	movs	r3, #15
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	2201      	movs	r2, #1
 800089a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800089c:	230f      	movs	r3, #15
 800089e:	18fb      	adds	r3, r7, r3
 80008a0:	781b      	ldrb	r3, [r3, #0]
}
 80008a2:	0018      	movs	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b005      	add	sp, #20
 80008a8:	bd90      	pop	{r4, r7, pc}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	2000000c 	.word	0x2000000c
 80008b0:	20000004 	.word	0x20000004
 80008b4:	20000008 	.word	0x20000008

080008b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008bc:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <HAL_IncTick+0x18>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b04      	ldr	r3, [pc, #16]	; (80008d4 <HAL_IncTick+0x1c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	18d2      	adds	r2, r2, r3
 80008c6:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <HAL_IncTick+0x18>)
 80008c8:	601a      	str	r2, [r3, #0]
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000078 	.word	0x20000078
 80008d4:	2000000c 	.word	0x2000000c

080008d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  return uwTick;
 80008dc:	4b02      	ldr	r3, [pc, #8]	; (80008e8 <HAL_GetTick+0x10>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	0018      	movs	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	20000078 	.word	0x20000078

080008ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	0002      	movs	r2, r0
 80008f4:	6039      	str	r1, [r7, #0]
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b7f      	cmp	r3, #127	; 0x7f
 8000900:	d828      	bhi.n	8000954 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000902:	4a2f      	ldr	r2, [pc, #188]	; (80009c0 <__NVIC_SetPriority+0xd4>)
 8000904:	1dfb      	adds	r3, r7, #7
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	b25b      	sxtb	r3, r3
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	33c0      	adds	r3, #192	; 0xc0
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	589b      	ldr	r3, [r3, r2]
 8000912:	1dfa      	adds	r2, r7, #7
 8000914:	7812      	ldrb	r2, [r2, #0]
 8000916:	0011      	movs	r1, r2
 8000918:	2203      	movs	r2, #3
 800091a:	400a      	ands	r2, r1
 800091c:	00d2      	lsls	r2, r2, #3
 800091e:	21ff      	movs	r1, #255	; 0xff
 8000920:	4091      	lsls	r1, r2
 8000922:	000a      	movs	r2, r1
 8000924:	43d2      	mvns	r2, r2
 8000926:	401a      	ands	r2, r3
 8000928:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	019b      	lsls	r3, r3, #6
 800092e:	22ff      	movs	r2, #255	; 0xff
 8000930:	401a      	ands	r2, r3
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	0018      	movs	r0, r3
 8000938:	2303      	movs	r3, #3
 800093a:	4003      	ands	r3, r0
 800093c:	00db      	lsls	r3, r3, #3
 800093e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000940:	481f      	ldr	r0, [pc, #124]	; (80009c0 <__NVIC_SetPriority+0xd4>)
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	b25b      	sxtb	r3, r3
 8000948:	089b      	lsrs	r3, r3, #2
 800094a:	430a      	orrs	r2, r1
 800094c:	33c0      	adds	r3, #192	; 0xc0
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000952:	e031      	b.n	80009b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000954:	4a1b      	ldr	r2, [pc, #108]	; (80009c4 <__NVIC_SetPriority+0xd8>)
 8000956:	1dfb      	adds	r3, r7, #7
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	0019      	movs	r1, r3
 800095c:	230f      	movs	r3, #15
 800095e:	400b      	ands	r3, r1
 8000960:	3b08      	subs	r3, #8
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	3306      	adds	r3, #6
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	18d3      	adds	r3, r2, r3
 800096a:	3304      	adds	r3, #4
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	1dfa      	adds	r2, r7, #7
 8000970:	7812      	ldrb	r2, [r2, #0]
 8000972:	0011      	movs	r1, r2
 8000974:	2203      	movs	r2, #3
 8000976:	400a      	ands	r2, r1
 8000978:	00d2      	lsls	r2, r2, #3
 800097a:	21ff      	movs	r1, #255	; 0xff
 800097c:	4091      	lsls	r1, r2
 800097e:	000a      	movs	r2, r1
 8000980:	43d2      	mvns	r2, r2
 8000982:	401a      	ands	r2, r3
 8000984:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	019b      	lsls	r3, r3, #6
 800098a:	22ff      	movs	r2, #255	; 0xff
 800098c:	401a      	ands	r2, r3
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	0018      	movs	r0, r3
 8000994:	2303      	movs	r3, #3
 8000996:	4003      	ands	r3, r0
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800099c:	4809      	ldr	r0, [pc, #36]	; (80009c4 <__NVIC_SetPriority+0xd8>)
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	001c      	movs	r4, r3
 80009a4:	230f      	movs	r3, #15
 80009a6:	4023      	ands	r3, r4
 80009a8:	3b08      	subs	r3, #8
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	430a      	orrs	r2, r1
 80009ae:	3306      	adds	r3, #6
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	18c3      	adds	r3, r0, r3
 80009b4:	3304      	adds	r3, #4
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b003      	add	sp, #12
 80009be:	bd90      	pop	{r4, r7, pc}
 80009c0:	e000e100 	.word	0xe000e100
 80009c4:	e000ed00 	.word	0xe000ed00

080009c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	1e5a      	subs	r2, r3, #1
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	045b      	lsls	r3, r3, #17
 80009d8:	429a      	cmp	r2, r3
 80009da:	d301      	bcc.n	80009e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009dc:	2301      	movs	r3, #1
 80009de:	e010      	b.n	8000a02 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e0:	4b0a      	ldr	r3, [pc, #40]	; (8000a0c <SysTick_Config+0x44>)
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	3a01      	subs	r2, #1
 80009e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e8:	2301      	movs	r3, #1
 80009ea:	425b      	negs	r3, r3
 80009ec:	2103      	movs	r1, #3
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff ff7c 	bl	80008ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <SysTick_Config+0x44>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fa:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <SysTick_Config+0x44>)
 80009fc:	2207      	movs	r2, #7
 80009fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	0018      	movs	r0, r3
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b002      	add	sp, #8
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	e000e010 	.word	0xe000e010

08000a10 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
 8000a1a:	210f      	movs	r1, #15
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	1c02      	adds	r2, r0, #0
 8000a20:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f7ff ff5d 	bl	80008ec <__NVIC_SetPriority>
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b004      	add	sp, #16
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	0018      	movs	r0, r3
 8000a46:	f7ff ffbf 	bl	80009c8 <SysTick_Config>
 8000a4a:	0003      	movs	r3, r0
}
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b002      	add	sp, #8
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000a62:	e153      	b.n	8000d0c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2101      	movs	r1, #1
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4091      	lsls	r1, r2
 8000a6e:	000a      	movs	r2, r1
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d100      	bne.n	8000a7c <HAL_GPIO_Init+0x28>
 8000a7a:	e144      	b.n	8000d06 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	d003      	beq.n	8000a8c <HAL_GPIO_Init+0x38>
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	2b12      	cmp	r3, #18
 8000a8a:	d125      	bne.n	8000ad8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	08da      	lsrs	r2, r3, #3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3208      	adds	r2, #8
 8000a94:	0092      	lsls	r2, r2, #2
 8000a96:	58d3      	ldr	r3, [r2, r3]
 8000a98:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	2207      	movs	r2, #7
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	220f      	movs	r2, #15
 8000aa4:	409a      	lsls	r2, r3
 8000aa6:	0013      	movs	r3, r2
 8000aa8:	43da      	mvns	r2, r3
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	4013      	ands	r3, r2
 8000aae:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	691b      	ldr	r3, [r3, #16]
 8000ab4:	220f      	movs	r2, #15
 8000ab6:	401a      	ands	r2, r3
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	2107      	movs	r1, #7
 8000abc:	400b      	ands	r3, r1
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	409a      	lsls	r2, r3
 8000ac2:	0013      	movs	r3, r2
 8000ac4:	697a      	ldr	r2, [r7, #20]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	08da      	lsrs	r2, r3, #3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3208      	adds	r2, #8
 8000ad2:	0092      	lsls	r2, r2, #2
 8000ad4:	6979      	ldr	r1, [r7, #20]
 8000ad6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	409a      	lsls	r2, r3
 8000ae6:	0013      	movs	r3, r2
 8000ae8:	43da      	mvns	r2, r3
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	4013      	ands	r3, r2
 8000aee:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2203      	movs	r2, #3
 8000af6:	401a      	ands	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	409a      	lsls	r2, r3
 8000afe:	0013      	movs	r3, r2
 8000b00:	697a      	ldr	r2, [r7, #20]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	697a      	ldr	r2, [r7, #20]
 8000b0a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d00b      	beq.n	8000b2c <HAL_GPIO_Init+0xd8>
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d007      	beq.n	8000b2c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b20:	2b11      	cmp	r3, #17
 8000b22:	d003      	beq.n	8000b2c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	2b12      	cmp	r3, #18
 8000b2a:	d130      	bne.n	8000b8e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	2203      	movs	r2, #3
 8000b38:	409a      	lsls	r2, r3
 8000b3a:	0013      	movs	r3, r2
 8000b3c:	43da      	mvns	r2, r3
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	4013      	ands	r3, r2
 8000b42:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	68da      	ldr	r2, [r3, #12]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	409a      	lsls	r2, r3
 8000b4e:	0013      	movs	r3, r2
 8000b50:	697a      	ldr	r2, [r7, #20]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	697a      	ldr	r2, [r7, #20]
 8000b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b62:	2201      	movs	r2, #1
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	409a      	lsls	r2, r3
 8000b68:	0013      	movs	r3, r2
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	091b      	lsrs	r3, r3, #4
 8000b78:	2201      	movs	r2, #1
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	0013      	movs	r3, r2
 8000b82:	697a      	ldr	r2, [r7, #20]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2b03      	cmp	r3, #3
 8000b94:	d017      	beq.n	8000bc6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	68db      	ldr	r3, [r3, #12]
 8000b9a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	409a      	lsls	r2, r3
 8000ba4:	0013      	movs	r3, r2
 8000ba6:	43da      	mvns	r2, r3
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	4013      	ands	r3, r2
 8000bac:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	689a      	ldr	r2, [r3, #8]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	409a      	lsls	r2, r3
 8000bb8:	0013      	movs	r3, r2
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	697a      	ldr	r2, [r7, #20]
 8000bc4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	055b      	lsls	r3, r3, #21
 8000bce:	4013      	ands	r3, r2
 8000bd0:	d100      	bne.n	8000bd4 <HAL_GPIO_Init+0x180>
 8000bd2:	e098      	b.n	8000d06 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000bd4:	4a53      	ldr	r2, [pc, #332]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	089b      	lsrs	r3, r3, #2
 8000bda:	3318      	adds	r3, #24
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	589b      	ldr	r3, [r3, r2]
 8000be0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	2203      	movs	r2, #3
 8000be6:	4013      	ands	r3, r2
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	220f      	movs	r2, #15
 8000bec:	409a      	lsls	r2, r3
 8000bee:	0013      	movs	r3, r2
 8000bf0:	43da      	mvns	r2, r3
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	23a0      	movs	r3, #160	; 0xa0
 8000bfc:	05db      	lsls	r3, r3, #23
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d019      	beq.n	8000c36 <HAL_GPIO_Init+0x1e2>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a48      	ldr	r2, [pc, #288]	; (8000d28 <HAL_GPIO_Init+0x2d4>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d013      	beq.n	8000c32 <HAL_GPIO_Init+0x1de>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a47      	ldr	r2, [pc, #284]	; (8000d2c <HAL_GPIO_Init+0x2d8>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d00d      	beq.n	8000c2e <HAL_GPIO_Init+0x1da>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a46      	ldr	r2, [pc, #280]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d007      	beq.n	8000c2a <HAL_GPIO_Init+0x1d6>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a45      	ldr	r2, [pc, #276]	; (8000d34 <HAL_GPIO_Init+0x2e0>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d101      	bne.n	8000c26 <HAL_GPIO_Init+0x1d2>
 8000c22:	2304      	movs	r3, #4
 8000c24:	e008      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c26:	2305      	movs	r3, #5
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e004      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c2e:	2302      	movs	r3, #2
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c32:	2301      	movs	r3, #1
 8000c34:	e000      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c36:	2300      	movs	r3, #0
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	2103      	movs	r1, #3
 8000c3c:	400a      	ands	r2, r1
 8000c3e:	00d2      	lsls	r2, r2, #3
 8000c40:	4093      	lsls	r3, r2
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000c48:	4936      	ldr	r1, [pc, #216]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3318      	adds	r3, #24
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000c56:	4a33      	ldr	r2, [pc, #204]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	58d3      	ldr	r3, [r2, r3]
 8000c5c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	43da      	mvns	r2, r3
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	4013      	ands	r3, r2
 8000c66:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685a      	ldr	r2, [r3, #4]
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	025b      	lsls	r3, r3, #9
 8000c70:	4013      	ands	r3, r2
 8000c72:	d003      	beq.n	8000c7c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000c7c:	4929      	ldr	r1, [pc, #164]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	2280      	movs	r2, #128	; 0x80
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000c84:	4a27      	ldr	r2, [pc, #156]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c86:	2384      	movs	r3, #132	; 0x84
 8000c88:	58d3      	ldr	r3, [r2, r3]
 8000c8a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	4013      	ands	r3, r2
 8000c94:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	029b      	lsls	r3, r3, #10
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	d003      	beq.n	8000caa <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000caa:	491e      	ldr	r1, [pc, #120]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cac:	2284      	movs	r2, #132	; 0x84
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000cb2:	4b1c      	ldr	r3, [pc, #112]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685a      	ldr	r2, [r3, #4]
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	035b      	lsls	r3, r3, #13
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d003      	beq.n	8000cd6 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000cd6:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cd8:	697a      	ldr	r2, [r7, #20]
 8000cda:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	43da      	mvns	r2, r3
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	039b      	lsls	r3, r3, #14
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	d003      	beq.n	8000d00 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000d02:	697a      	ldr	r2, [r7, #20]
 8000d04:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	40da      	lsrs	r2, r3
 8000d14:	1e13      	subs	r3, r2, #0
 8000d16:	d000      	beq.n	8000d1a <HAL_GPIO_Init+0x2c6>
 8000d18:	e6a4      	b.n	8000a64 <HAL_GPIO_Init+0x10>
  }
}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	b006      	add	sp, #24
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40021800 	.word	0x40021800
 8000d28:	50000400 	.word	0x50000400
 8000d2c:	50000800 	.word	0x50000800
 8000d30:	50000c00 	.word	0x50000c00
 8000d34:	50001400 	.word	0x50001400

08000d38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e1e5      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4013      	ands	r3, r2
 8000d52:	d100      	bne.n	8000d56 <HAL_RCC_OscConfig+0x1e>
 8000d54:	e06f      	b.n	8000e36 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d56:	4bc4      	ldr	r3, [pc, #784]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	2238      	movs	r2, #56	; 0x38
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d10b      	bne.n	8000d7e <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d66:	4bc0      	ldr	r3, [pc, #768]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	2380      	movs	r3, #128	; 0x80
 8000d6c:	029b      	lsls	r3, r3, #10
 8000d6e:	4013      	ands	r3, r2
 8000d70:	d061      	beq.n	8000e36 <HAL_RCC_OscConfig+0xfe>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d15d      	bne.n	8000e36 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e1cb      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	2380      	movs	r3, #128	; 0x80
 8000d84:	025b      	lsls	r3, r3, #9
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d107      	bne.n	8000d9a <HAL_RCC_OscConfig+0x62>
 8000d8a:	4bb7      	ldr	r3, [pc, #732]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	4bb6      	ldr	r3, [pc, #728]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000d90:	2180      	movs	r1, #128	; 0x80
 8000d92:	0249      	lsls	r1, r1, #9
 8000d94:	430a      	orrs	r2, r1
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	e020      	b.n	8000ddc <HAL_RCC_OscConfig+0xa4>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	23a0      	movs	r3, #160	; 0xa0
 8000da0:	02db      	lsls	r3, r3, #11
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d10e      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x8c>
 8000da6:	4bb0      	ldr	r3, [pc, #704]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	4baf      	ldr	r3, [pc, #700]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dac:	2180      	movs	r1, #128	; 0x80
 8000dae:	02c9      	lsls	r1, r1, #11
 8000db0:	430a      	orrs	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	4bac      	ldr	r3, [pc, #688]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4bab      	ldr	r3, [pc, #684]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dba:	2180      	movs	r1, #128	; 0x80
 8000dbc:	0249      	lsls	r1, r1, #9
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	e00b      	b.n	8000ddc <HAL_RCC_OscConfig+0xa4>
 8000dc4:	4ba8      	ldr	r3, [pc, #672]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4ba7      	ldr	r3, [pc, #668]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dca:	49a8      	ldr	r1, [pc, #672]	; (800106c <HAL_RCC_OscConfig+0x334>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	4ba5      	ldr	r3, [pc, #660]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	4ba4      	ldr	r3, [pc, #656]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000dd6:	49a6      	ldr	r1, [pc, #664]	; (8001070 <HAL_RCC_OscConfig+0x338>)
 8000dd8:	400a      	ands	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d014      	beq.n	8000e0e <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de4:	f7ff fd78 	bl	80008d8 <HAL_GetTick>
 8000de8:	0003      	movs	r3, r0
 8000dea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000dec:	e008      	b.n	8000e00 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dee:	f7ff fd73 	bl	80008d8 <HAL_GetTick>
 8000df2:	0002      	movs	r2, r0
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b64      	cmp	r3, #100	; 0x64
 8000dfa:	d901      	bls.n	8000e00 <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	e18a      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e00:	4b99      	ldr	r3, [pc, #612]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	029b      	lsls	r3, r3, #10
 8000e08:	4013      	ands	r3, r2
 8000e0a:	d0f0      	beq.n	8000dee <HAL_RCC_OscConfig+0xb6>
 8000e0c:	e013      	b.n	8000e36 <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fd63 	bl	80008d8 <HAL_GetTick>
 8000e12:	0003      	movs	r3, r0
 8000e14:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e18:	f7ff fd5e 	bl	80008d8 <HAL_GetTick>
 8000e1c:	0002      	movs	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b64      	cmp	r3, #100	; 0x64
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e175      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e2a:	4b8f      	ldr	r3, [pc, #572]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	029b      	lsls	r3, r3, #10
 8000e32:	4013      	ands	r3, r2
 8000e34:	d1f0      	bne.n	8000e18 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	d100      	bne.n	8000e42 <HAL_RCC_OscConfig+0x10a>
 8000e40:	e08c      	b.n	8000f5c <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e42:	4b89      	ldr	r3, [pc, #548]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	2238      	movs	r2, #56	; 0x38
 8000e48:	4013      	ands	r3, r2
 8000e4a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d135      	bne.n	8000ebe <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e52:	4b85      	ldr	r3, [pc, #532]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	00db      	lsls	r3, r3, #3
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	d005      	beq.n	8000e6a <HAL_RCC_OscConfig+0x132>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e155      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e6a:	4b7f      	ldr	r3, [pc, #508]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	4a81      	ldr	r2, [pc, #516]	; (8001074 <HAL_RCC_OscConfig+0x33c>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	0019      	movs	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	695b      	ldr	r3, [r3, #20]
 8000e78:	021a      	lsls	r2, r3, #8
 8000e7a:	4b7b      	ldr	r3, [pc, #492]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d112      	bne.n	8000eac <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000e86:	4b78      	ldr	r3, [pc, #480]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a7b      	ldr	r2, [pc, #492]	; (8001078 <HAL_RCC_OscConfig+0x340>)
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	0019      	movs	r1, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	4b74      	ldr	r3, [pc, #464]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e96:	430a      	orrs	r2, r1
 8000e98:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000e9a:	4b73      	ldr	r3, [pc, #460]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	0adb      	lsrs	r3, r3, #11
 8000ea0:	2207      	movs	r2, #7
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	4a75      	ldr	r2, [pc, #468]	; (800107c <HAL_RCC_OscConfig+0x344>)
 8000ea6:	40da      	lsrs	r2, r3
 8000ea8:	4b75      	ldr	r3, [pc, #468]	; (8001080 <HAL_RCC_OscConfig+0x348>)
 8000eaa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000eac:	4b75      	ldr	r3, [pc, #468]	; (8001084 <HAL_RCC_OscConfig+0x34c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff fcb7 	bl	8000824 <HAL_InitTick>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d050      	beq.n	8000f5c <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e12b      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d030      	beq.n	8000f28 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000ec6:	4b68      	ldr	r3, [pc, #416]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a6b      	ldr	r2, [pc, #428]	; (8001078 <HAL_RCC_OscConfig+0x340>)
 8000ecc:	4013      	ands	r3, r2
 8000ece:	0019      	movs	r1, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	4b64      	ldr	r3, [pc, #400]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8000eda:	4b63      	ldr	r3, [pc, #396]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b62      	ldr	r3, [pc, #392]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000ee0:	2180      	movs	r1, #128	; 0x80
 8000ee2:	0049      	lsls	r1, r1, #1
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fcf6 	bl	80008d8 <HAL_GetTick>
 8000eec:	0003      	movs	r3, r0
 8000eee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ef2:	f7ff fcf1 	bl	80008d8 <HAL_GetTick>
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e108      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f04:	4b58      	ldr	r3, [pc, #352]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	00db      	lsls	r3, r3, #3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f10:	4b55      	ldr	r3, [pc, #340]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	4a57      	ldr	r2, [pc, #348]	; (8001074 <HAL_RCC_OscConfig+0x33c>)
 8000f16:	4013      	ands	r3, r2
 8000f18:	0019      	movs	r1, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	695b      	ldr	r3, [r3, #20]
 8000f1e:	021a      	lsls	r2, r3, #8
 8000f20:	4b51      	ldr	r3, [pc, #324]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f22:	430a      	orrs	r2, r1
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	e019      	b.n	8000f5c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8000f28:	4b4f      	ldr	r3, [pc, #316]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4b4e      	ldr	r3, [pc, #312]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f2e:	4956      	ldr	r1, [pc, #344]	; (8001088 <HAL_RCC_OscConfig+0x350>)
 8000f30:	400a      	ands	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f34:	f7ff fcd0 	bl	80008d8 <HAL_GetTick>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f3c:	e008      	b.n	8000f50 <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f3e:	f7ff fccb 	bl	80008d8 <HAL_GetTick>
 8000f42:	0002      	movs	r2, r0
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	d901      	bls.n	8000f50 <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e0e2      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f50:	4b45      	ldr	r3, [pc, #276]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	2380      	movs	r3, #128	; 0x80
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	4013      	ands	r3, r2
 8000f5a:	d1f0      	bne.n	8000f3e <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2208      	movs	r2, #8
 8000f62:	4013      	ands	r3, r2
 8000f64:	d047      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000f66:	4b40      	ldr	r3, [pc, #256]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	2238      	movs	r2, #56	; 0x38
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	2b18      	cmp	r3, #24
 8000f70:	d10a      	bne.n	8000f88 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000f72:	4b3d      	ldr	r3, [pc, #244]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f76:	2202      	movs	r2, #2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d03c      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x2be>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d138      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e0c6      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d019      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000f90:	4b35      	ldr	r3, [pc, #212]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f92:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f94:	4b34      	ldr	r3, [pc, #208]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000f96:	2101      	movs	r1, #1
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fc9c 	bl	80008d8 <HAL_GetTick>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa6:	f7ff fc97 	bl	80008d8 <HAL_GetTick>
 8000faa:	0002      	movs	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e0ae      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d0f1      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x26e>
 8000fc2:	e018      	b.n	8000ff6 <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000fc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000fc8:	4b27      	ldr	r3, [pc, #156]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000fca:	2101      	movs	r1, #1
 8000fcc:	438a      	bics	r2, r1
 8000fce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fc82 	bl	80008d8 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fda:	f7ff fc7d 	bl	80008d8 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e094      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000fec:	4b1e      	ldr	r3, [pc, #120]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8000fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d1f1      	bne.n	8000fda <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2204      	movs	r2, #4
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d100      	bne.n	8001002 <HAL_RCC_OscConfig+0x2ca>
 8001000:	e088      	b.n	8001114 <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001002:	230f      	movs	r3, #15
 8001004:	18fb      	adds	r3, r7, r3
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800100a:	4b17      	ldr	r3, [pc, #92]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	2238      	movs	r2, #56	; 0x38
 8001010:	4013      	ands	r3, r2
 8001012:	2b20      	cmp	r3, #32
 8001014:	d10c      	bne.n	8001030 <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001016:	4b14      	ldr	r3, [pc, #80]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8001018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800101a:	2202      	movs	r2, #2
 800101c:	4013      	ands	r3, r2
 800101e:	d100      	bne.n	8001022 <HAL_RCC_OscConfig+0x2ea>
 8001020:	e078      	b.n	8001114 <HAL_RCC_OscConfig+0x3dc>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d000      	beq.n	800102c <HAL_RCC_OscConfig+0x2f4>
 800102a:	e073      	b.n	8001114 <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e072      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d106      	bne.n	8001046 <HAL_RCC_OscConfig+0x30e>
 8001038:	4b0b      	ldr	r3, [pc, #44]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 800103a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800103c:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 800103e:	2101      	movs	r1, #1
 8001040:	430a      	orrs	r2, r1
 8001042:	65da      	str	r2, [r3, #92]	; 0x5c
 8001044:	e02e      	b.n	80010a4 <HAL_RCC_OscConfig+0x36c>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	2b05      	cmp	r3, #5
 800104c:	d11e      	bne.n	800108c <HAL_RCC_OscConfig+0x354>
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8001050:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001052:	4b05      	ldr	r3, [pc, #20]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8001054:	2104      	movs	r1, #4
 8001056:	430a      	orrs	r2, r1
 8001058:	65da      	str	r2, [r3, #92]	; 0x5c
 800105a:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 800105c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800105e:	4b02      	ldr	r3, [pc, #8]	; (8001068 <HAL_RCC_OscConfig+0x330>)
 8001060:	2101      	movs	r1, #1
 8001062:	430a      	orrs	r2, r1
 8001064:	65da      	str	r2, [r3, #92]	; 0x5c
 8001066:	e01d      	b.n	80010a4 <HAL_RCC_OscConfig+0x36c>
 8001068:	40021000 	.word	0x40021000
 800106c:	fffeffff 	.word	0xfffeffff
 8001070:	fffbffff 	.word	0xfffbffff
 8001074:	ffff80ff 	.word	0xffff80ff
 8001078:	ffffc7ff 	.word	0xffffc7ff
 800107c:	02dc6c00 	.word	0x02dc6c00
 8001080:	20000004 	.word	0x20000004
 8001084:	20000008 	.word	0x20000008
 8001088:	fffffeff 	.word	0xfffffeff
 800108c:	4b24      	ldr	r3, [pc, #144]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 800108e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 8001092:	2101      	movs	r1, #1
 8001094:	438a      	bics	r2, r1
 8001096:	65da      	str	r2, [r3, #92]	; 0x5c
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 800109a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800109c:	4b20      	ldr	r3, [pc, #128]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 800109e:	2104      	movs	r1, #4
 80010a0:	438a      	bics	r2, r1
 80010a2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d014      	beq.n	80010d6 <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ac:	f7ff fc14 	bl	80008d8 <HAL_GetTick>
 80010b0:	0003      	movs	r3, r0
 80010b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80010b4:	e009      	b.n	80010ca <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b6:	f7ff fc0f 	bl	80008d8 <HAL_GetTick>
 80010ba:	0002      	movs	r2, r0
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	4a18      	ldr	r2, [pc, #96]	; (8001124 <HAL_RCC_OscConfig+0x3ec>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e025      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 80010cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010ce:	2202      	movs	r2, #2
 80010d0:	4013      	ands	r3, r2
 80010d2:	d0f0      	beq.n	80010b6 <HAL_RCC_OscConfig+0x37e>
 80010d4:	e013      	b.n	80010fe <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d6:	f7ff fbff 	bl	80008d8 <HAL_GetTick>
 80010da:	0003      	movs	r3, r0
 80010dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80010de:	e009      	b.n	80010f4 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010e0:	f7ff fbfa 	bl	80008d8 <HAL_GetTick>
 80010e4:	0002      	movs	r2, r0
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <HAL_RCC_OscConfig+0x3ec>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e010      	b.n	8001116 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 80010f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010f8:	2202      	movs	r2, #2
 80010fa:	4013      	ands	r3, r2
 80010fc:	d1f0      	bne.n	80010e0 <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80010fe:	230f      	movs	r3, #15
 8001100:	18fb      	adds	r3, r7, r3
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d105      	bne.n	8001114 <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 800110a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800110c:	4b04      	ldr	r3, [pc, #16]	; (8001120 <HAL_RCC_OscConfig+0x3e8>)
 800110e:	4906      	ldr	r1, [pc, #24]	; (8001128 <HAL_RCC_OscConfig+0x3f0>)
 8001110:	400a      	ands	r2, r1
 8001112:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8001114:	2300      	movs	r3, #0
}
 8001116:	0018      	movs	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	b006      	add	sp, #24
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	40021000 	.word	0x40021000
 8001124:	00001388 	.word	0x00001388
 8001128:	efffffff 	.word	0xefffffff

0800112c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e0e9      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001140:	4b76      	ldr	r3, [pc, #472]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2207      	movs	r2, #7
 8001146:	4013      	ands	r3, r2
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	429a      	cmp	r2, r3
 800114c:	d91e      	bls.n	800118c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800114e:	4b73      	ldr	r3, [pc, #460]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2207      	movs	r2, #7
 8001154:	4393      	bics	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	4b70      	ldr	r3, [pc, #448]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	430a      	orrs	r2, r1
 800115e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001160:	f7ff fbba 	bl	80008d8 <HAL_GetTick>
 8001164:	0003      	movs	r3, r0
 8001166:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001168:	e009      	b.n	800117e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800116a:	f7ff fbb5 	bl	80008d8 <HAL_GetTick>
 800116e:	0002      	movs	r2, r0
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	4a6a      	ldr	r2, [pc, #424]	; (8001320 <HAL_RCC_ClockConfig+0x1f4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d901      	bls.n	800117e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e0ca      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800117e:	4b67      	ldr	r3, [pc, #412]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2207      	movs	r2, #7
 8001184:	4013      	ands	r3, r2
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	d1ee      	bne.n	800116a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2202      	movs	r2, #2
 8001192:	4013      	ands	r3, r2
 8001194:	d017      	beq.n	80011c6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2204      	movs	r2, #4
 800119c:	4013      	ands	r3, r2
 800119e:	d008      	beq.n	80011b2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80011a0:	4b60      	ldr	r3, [pc, #384]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	4a60      	ldr	r2, [pc, #384]	; (8001328 <HAL_RCC_ClockConfig+0x1fc>)
 80011a6:	401a      	ands	r2, r3
 80011a8:	4b5e      	ldr	r3, [pc, #376]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011aa:	21b0      	movs	r1, #176	; 0xb0
 80011ac:	0109      	lsls	r1, r1, #4
 80011ae:	430a      	orrs	r2, r1
 80011b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011b2:	4b5c      	ldr	r3, [pc, #368]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	4a5d      	ldr	r2, [pc, #372]	; (800132c <HAL_RCC_ClockConfig+0x200>)
 80011b8:	4013      	ands	r3, r2
 80011ba:	0019      	movs	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	4b58      	ldr	r3, [pc, #352]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011c2:	430a      	orrs	r2, r1
 80011c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2201      	movs	r2, #1
 80011cc:	4013      	ands	r3, r2
 80011ce:	d055      	beq.n	800127c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80011d0:	4b54      	ldr	r3, [pc, #336]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	221c      	movs	r2, #28
 80011d6:	4393      	bics	r3, r2
 80011d8:	0019      	movs	r1, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	4b51      	ldr	r3, [pc, #324]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011e0:	430a      	orrs	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d107      	bne.n	80011fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011ec:	4b4d      	ldr	r3, [pc, #308]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	029b      	lsls	r3, r3, #10
 80011f4:	4013      	ands	r3, r2
 80011f6:	d11f      	bne.n	8001238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e08b      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d107      	bne.n	8001214 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001204:	4b47      	ldr	r3, [pc, #284]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4013      	ands	r3, r2
 800120e:	d113      	bne.n	8001238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e07f      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b03      	cmp	r3, #3
 800121a:	d106      	bne.n	800122a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800121c:	4b41      	ldr	r3, [pc, #260]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 800121e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001220:	2202      	movs	r2, #2
 8001222:	4013      	ands	r3, r2
 8001224:	d108      	bne.n	8001238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e074      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800122a:	4b3e      	ldr	r3, [pc, #248]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 800122c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800122e:	2202      	movs	r2, #2
 8001230:	4013      	ands	r3, r2
 8001232:	d101      	bne.n	8001238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e06d      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001238:	4b3a      	ldr	r3, [pc, #232]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	2207      	movs	r2, #7
 800123e:	4393      	bics	r3, r2
 8001240:	0019      	movs	r1, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	4b37      	ldr	r3, [pc, #220]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 8001248:	430a      	orrs	r2, r1
 800124a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800124c:	f7ff fb44 	bl	80008d8 <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001254:	e009      	b.n	800126a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001256:	f7ff fb3f 	bl	80008d8 <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	4a2f      	ldr	r2, [pc, #188]	; (8001320 <HAL_RCC_ClockConfig+0x1f4>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d901      	bls.n	800126a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e054      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800126a:	4b2e      	ldr	r3, [pc, #184]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	2238      	movs	r2, #56	; 0x38
 8001270:	401a      	ands	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	429a      	cmp	r2, r3
 800127a:	d1ec      	bne.n	8001256 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2207      	movs	r2, #7
 8001282:	4013      	ands	r3, r2
 8001284:	683a      	ldr	r2, [r7, #0]
 8001286:	429a      	cmp	r2, r3
 8001288:	d21e      	bcs.n	80012c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800128a:	4b24      	ldr	r3, [pc, #144]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2207      	movs	r2, #7
 8001290:	4393      	bics	r3, r2
 8001292:	0019      	movs	r1, r3
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	430a      	orrs	r2, r1
 800129a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800129c:	f7ff fb1c 	bl	80008d8 <HAL_GetTick>
 80012a0:	0003      	movs	r3, r0
 80012a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012a4:	e009      	b.n	80012ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a6:	f7ff fb17 	bl	80008d8 <HAL_GetTick>
 80012aa:	0002      	movs	r2, r0
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <HAL_RCC_ClockConfig+0x1f4>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e02c      	b.n	8001314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012ba:	4b18      	ldr	r3, [pc, #96]	; (800131c <HAL_RCC_ClockConfig+0x1f0>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2207      	movs	r2, #7
 80012c0:	4013      	ands	r3, r2
 80012c2:	683a      	ldr	r2, [r7, #0]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d1ee      	bne.n	80012a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2204      	movs	r2, #4
 80012ce:	4013      	ands	r3, r2
 80012d0:	d009      	beq.n	80012e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	4a16      	ldr	r2, [pc, #88]	; (8001330 <HAL_RCC_ClockConfig+0x204>)
 80012d8:	4013      	ands	r3, r2
 80012da:	0019      	movs	r1, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80012e2:	430a      	orrs	r2, r1
 80012e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80012e6:	f000 f82b 	bl	8001340 <HAL_RCC_GetSysClockFreq>
 80012ea:	0001      	movs	r1, r0
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <HAL_RCC_ClockConfig+0x1f8>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	0a1b      	lsrs	r3, r3, #8
 80012f2:	220f      	movs	r2, #15
 80012f4:	401a      	ands	r2, r3
 80012f6:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <HAL_RCC_ClockConfig+0x208>)
 80012f8:	0092      	lsls	r2, r2, #2
 80012fa:	58d3      	ldr	r3, [r2, r3]
 80012fc:	221f      	movs	r2, #31
 80012fe:	4013      	ands	r3, r2
 8001300:	000a      	movs	r2, r1
 8001302:	40da      	lsrs	r2, r3
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_RCC_ClockConfig+0x20c>)
 8001306:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_RCC_ClockConfig+0x210>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	0018      	movs	r0, r3
 800130e:	f7ff fa89 	bl	8000824 <HAL_InitTick>
 8001312:	0003      	movs	r3, r0
}
 8001314:	0018      	movs	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	b004      	add	sp, #16
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40022000 	.word	0x40022000
 8001320:	00001388 	.word	0x00001388
 8001324:	40021000 	.word	0x40021000
 8001328:	ffff84ff 	.word	0xffff84ff
 800132c:	fffff0ff 	.word	0xfffff0ff
 8001330:	ffff8fff 	.word	0xffff8fff
 8001334:	080024a0 	.word	0x080024a0
 8001338:	20000004 	.word	0x20000004
 800133c:	20000008 	.word	0x20000008

08001340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2238      	movs	r2, #56	; 0x38
 800134c:	4013      	ands	r3, r2
 800134e:	d10f      	bne.n	8001370 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001350:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	0adb      	lsrs	r3, r3, #11
 8001356:	2207      	movs	r2, #7
 8001358:	4013      	ands	r3, r2
 800135a:	2201      	movs	r2, #1
 800135c:	409a      	lsls	r2, r3
 800135e:	0013      	movs	r3, r2
 8001360:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001362:	6839      	ldr	r1, [r7, #0]
 8001364:	4815      	ldr	r0, [pc, #84]	; (80013bc <HAL_RCC_GetSysClockFreq+0x7c>)
 8001366:	f7fe fecf 	bl	8000108 <__udivsi3>
 800136a:	0003      	movs	r3, r0
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	e01e      	b.n	80013ae <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001370:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2238      	movs	r2, #56	; 0x38
 8001376:	4013      	ands	r3, r2
 8001378:	2b08      	cmp	r3, #8
 800137a:	d102      	bne.n	8001382 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800137c:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <HAL_RCC_GetSysClockFreq+0x80>)
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	e015      	b.n	80013ae <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001382:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2238      	movs	r2, #56	; 0x38
 8001388:	4013      	ands	r3, r2
 800138a:	2b20      	cmp	r3, #32
 800138c:	d103      	bne.n	8001396 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	e00b      	b.n	80013ae <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2238      	movs	r2, #56	; 0x38
 800139c:	4013      	ands	r3, r2
 800139e:	2b18      	cmp	r3, #24
 80013a0:	d103      	bne.n	80013aa <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80013a2:	23fa      	movs	r3, #250	; 0xfa
 80013a4:	01db      	lsls	r3, r3, #7
 80013a6:	607b      	str	r3, [r7, #4]
 80013a8:	e001      	b.n	80013ae <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 80013ae:	687b      	ldr	r3, [r7, #4]
}
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b002      	add	sp, #8
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40021000 	.word	0x40021000
 80013bc:	02dc6c00 	.word	0x02dc6c00
 80013c0:	007a1200 	.word	0x007a1200

080013c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e04a      	b.n	800146c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	223d      	movs	r2, #61	; 0x3d
 80013da:	5c9b      	ldrb	r3, [r3, r2]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d107      	bne.n	80013f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	223c      	movs	r2, #60	; 0x3c
 80013e6:	2100      	movs	r1, #0
 80013e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	0018      	movs	r0, r3
 80013ee:	f7ff f94f 	bl	8000690 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	223d      	movs	r2, #61	; 0x3d
 80013f6:	2102      	movs	r1, #2
 80013f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3304      	adds	r3, #4
 8001402:	0019      	movs	r1, r3
 8001404:	0010      	movs	r0, r2
 8001406:	f000 fb43 	bl	8001a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2248      	movs	r2, #72	; 0x48
 800140e:	2101      	movs	r1, #1
 8001410:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	223e      	movs	r2, #62	; 0x3e
 8001416:	2101      	movs	r1, #1
 8001418:	5499      	strb	r1, [r3, r2]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	223f      	movs	r2, #63	; 0x3f
 800141e:	2101      	movs	r1, #1
 8001420:	5499      	strb	r1, [r3, r2]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2240      	movs	r2, #64	; 0x40
 8001426:	2101      	movs	r1, #1
 8001428:	5499      	strb	r1, [r3, r2]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2241      	movs	r2, #65	; 0x41
 800142e:	2101      	movs	r1, #1
 8001430:	5499      	strb	r1, [r3, r2]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2242      	movs	r2, #66	; 0x42
 8001436:	2101      	movs	r1, #1
 8001438:	5499      	strb	r1, [r3, r2]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2243      	movs	r2, #67	; 0x43
 800143e:	2101      	movs	r1, #1
 8001440:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2244      	movs	r2, #68	; 0x44
 8001446:	2101      	movs	r1, #1
 8001448:	5499      	strb	r1, [r3, r2]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2245      	movs	r2, #69	; 0x45
 800144e:	2101      	movs	r1, #1
 8001450:	5499      	strb	r1, [r3, r2]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2246      	movs	r2, #70	; 0x46
 8001456:	2101      	movs	r1, #1
 8001458:	5499      	strb	r1, [r3, r2]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2247      	movs	r2, #71	; 0x47
 800145e:	2101      	movs	r1, #1
 8001460:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	223d      	movs	r2, #61	; 0x3d
 8001466:	2101      	movs	r1, #1
 8001468:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	0018      	movs	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	b002      	add	sp, #8
 8001472:	bd80      	pop	{r7, pc}

08001474 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e04a      	b.n	800151c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	223d      	movs	r2, #61	; 0x3d
 800148a:	5c9b      	ldrb	r3, [r3, r2]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d107      	bne.n	80014a2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	223c      	movs	r2, #60	; 0x3c
 8001496:	2100      	movs	r1, #0
 8001498:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	0018      	movs	r0, r3
 800149e:	f000 f841 	bl	8001524 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	223d      	movs	r2, #61	; 0x3d
 80014a6:	2102      	movs	r1, #2
 80014a8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3304      	adds	r3, #4
 80014b2:	0019      	movs	r1, r3
 80014b4:	0010      	movs	r0, r2
 80014b6:	f000 faeb 	bl	8001a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2248      	movs	r2, #72	; 0x48
 80014be:	2101      	movs	r1, #1
 80014c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	223e      	movs	r2, #62	; 0x3e
 80014c6:	2101      	movs	r1, #1
 80014c8:	5499      	strb	r1, [r3, r2]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	223f      	movs	r2, #63	; 0x3f
 80014ce:	2101      	movs	r1, #1
 80014d0:	5499      	strb	r1, [r3, r2]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2240      	movs	r2, #64	; 0x40
 80014d6:	2101      	movs	r1, #1
 80014d8:	5499      	strb	r1, [r3, r2]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2241      	movs	r2, #65	; 0x41
 80014de:	2101      	movs	r1, #1
 80014e0:	5499      	strb	r1, [r3, r2]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2242      	movs	r2, #66	; 0x42
 80014e6:	2101      	movs	r1, #1
 80014e8:	5499      	strb	r1, [r3, r2]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2243      	movs	r2, #67	; 0x43
 80014ee:	2101      	movs	r1, #1
 80014f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2244      	movs	r2, #68	; 0x44
 80014f6:	2101      	movs	r1, #1
 80014f8:	5499      	strb	r1, [r3, r2]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2245      	movs	r2, #69	; 0x45
 80014fe:	2101      	movs	r1, #1
 8001500:	5499      	strb	r1, [r3, r2]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2246      	movs	r2, #70	; 0x46
 8001506:	2101      	movs	r1, #1
 8001508:	5499      	strb	r1, [r3, r2]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2247      	movs	r2, #71	; 0x47
 800150e:	2101      	movs	r1, #1
 8001510:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	223d      	movs	r2, #61	; 0x3d
 8001516:	2101      	movs	r1, #1
 8001518:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800151a:	2300      	movs	r3, #0
}
 800151c:	0018      	movs	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	b002      	add	sp, #8
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800152c:	46c0      	nop			; (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	b002      	add	sp, #8
 8001532:	bd80      	pop	{r7, pc}

08001534 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d108      	bne.n	8001556 <HAL_TIM_PWM_Start+0x22>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	223e      	movs	r2, #62	; 0x3e
 8001548:	5c9b      	ldrb	r3, [r3, r2]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	3b01      	subs	r3, #1
 800154e:	1e5a      	subs	r2, r3, #1
 8001550:	4193      	sbcs	r3, r2
 8001552:	b2db      	uxtb	r3, r3
 8001554:	e037      	b.n	80015c6 <HAL_TIM_PWM_Start+0x92>
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b04      	cmp	r3, #4
 800155a:	d108      	bne.n	800156e <HAL_TIM_PWM_Start+0x3a>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	223f      	movs	r2, #63	; 0x3f
 8001560:	5c9b      	ldrb	r3, [r3, r2]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	3b01      	subs	r3, #1
 8001566:	1e5a      	subs	r2, r3, #1
 8001568:	4193      	sbcs	r3, r2
 800156a:	b2db      	uxtb	r3, r3
 800156c:	e02b      	b.n	80015c6 <HAL_TIM_PWM_Start+0x92>
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	2b08      	cmp	r3, #8
 8001572:	d108      	bne.n	8001586 <HAL_TIM_PWM_Start+0x52>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2240      	movs	r2, #64	; 0x40
 8001578:	5c9b      	ldrb	r3, [r3, r2]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	3b01      	subs	r3, #1
 800157e:	1e5a      	subs	r2, r3, #1
 8001580:	4193      	sbcs	r3, r2
 8001582:	b2db      	uxtb	r3, r3
 8001584:	e01f      	b.n	80015c6 <HAL_TIM_PWM_Start+0x92>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	2b0c      	cmp	r3, #12
 800158a:	d108      	bne.n	800159e <HAL_TIM_PWM_Start+0x6a>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2241      	movs	r2, #65	; 0x41
 8001590:	5c9b      	ldrb	r3, [r3, r2]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	3b01      	subs	r3, #1
 8001596:	1e5a      	subs	r2, r3, #1
 8001598:	4193      	sbcs	r3, r2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	e013      	b.n	80015c6 <HAL_TIM_PWM_Start+0x92>
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	d108      	bne.n	80015b6 <HAL_TIM_PWM_Start+0x82>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2242      	movs	r2, #66	; 0x42
 80015a8:	5c9b      	ldrb	r3, [r3, r2]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	3b01      	subs	r3, #1
 80015ae:	1e5a      	subs	r2, r3, #1
 80015b0:	4193      	sbcs	r3, r2
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	e007      	b.n	80015c6 <HAL_TIM_PWM_Start+0x92>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2243      	movs	r2, #67	; 0x43
 80015ba:	5c9b      	ldrb	r3, [r3, r2]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	3b01      	subs	r3, #1
 80015c0:	1e5a      	subs	r2, r3, #1
 80015c2:	4193      	sbcs	r3, r2
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e07b      	b.n	80016c6 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d104      	bne.n	80015de <HAL_TIM_PWM_Start+0xaa>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	223e      	movs	r2, #62	; 0x3e
 80015d8:	2102      	movs	r1, #2
 80015da:	5499      	strb	r1, [r3, r2]
 80015dc:	e023      	b.n	8001626 <HAL_TIM_PWM_Start+0xf2>
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	2b04      	cmp	r3, #4
 80015e2:	d104      	bne.n	80015ee <HAL_TIM_PWM_Start+0xba>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	223f      	movs	r2, #63	; 0x3f
 80015e8:	2102      	movs	r1, #2
 80015ea:	5499      	strb	r1, [r3, r2]
 80015ec:	e01b      	b.n	8001626 <HAL_TIM_PWM_Start+0xf2>
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d104      	bne.n	80015fe <HAL_TIM_PWM_Start+0xca>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2240      	movs	r2, #64	; 0x40
 80015f8:	2102      	movs	r1, #2
 80015fa:	5499      	strb	r1, [r3, r2]
 80015fc:	e013      	b.n	8001626 <HAL_TIM_PWM_Start+0xf2>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	2b0c      	cmp	r3, #12
 8001602:	d104      	bne.n	800160e <HAL_TIM_PWM_Start+0xda>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2241      	movs	r2, #65	; 0x41
 8001608:	2102      	movs	r1, #2
 800160a:	5499      	strb	r1, [r3, r2]
 800160c:	e00b      	b.n	8001626 <HAL_TIM_PWM_Start+0xf2>
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	2b10      	cmp	r3, #16
 8001612:	d104      	bne.n	800161e <HAL_TIM_PWM_Start+0xea>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2242      	movs	r2, #66	; 0x42
 8001618:	2102      	movs	r1, #2
 800161a:	5499      	strb	r1, [r3, r2]
 800161c:	e003      	b.n	8001626 <HAL_TIM_PWM_Start+0xf2>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2243      	movs	r2, #67	; 0x43
 8001622:	2102      	movs	r1, #2
 8001624:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6839      	ldr	r1, [r7, #0]
 800162c:	2201      	movs	r2, #1
 800162e:	0018      	movs	r0, r3
 8001630:	f000 fdd2 	bl	80021d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a25      	ldr	r2, [pc, #148]	; (80016d0 <HAL_TIM_PWM_Start+0x19c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d009      	beq.n	8001652 <HAL_TIM_PWM_Start+0x11e>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a24      	ldr	r2, [pc, #144]	; (80016d4 <HAL_TIM_PWM_Start+0x1a0>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d004      	beq.n	8001652 <HAL_TIM_PWM_Start+0x11e>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a22      	ldr	r2, [pc, #136]	; (80016d8 <HAL_TIM_PWM_Start+0x1a4>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d101      	bne.n	8001656 <HAL_TIM_PWM_Start+0x122>
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <HAL_TIM_PWM_Start+0x124>
 8001656:	2300      	movs	r3, #0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2180      	movs	r1, #128	; 0x80
 8001668:	0209      	lsls	r1, r1, #8
 800166a:	430a      	orrs	r2, r1
 800166c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <HAL_TIM_PWM_Start+0x19c>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d004      	beq.n	8001682 <HAL_TIM_PWM_Start+0x14e>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a17      	ldr	r2, [pc, #92]	; (80016dc <HAL_TIM_PWM_Start+0x1a8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d116      	bne.n	80016b0 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <HAL_TIM_PWM_Start+0x1ac>)
 800168a:	4013      	ands	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2b06      	cmp	r3, #6
 8001692:	d016      	beq.n	80016c2 <HAL_TIM_PWM_Start+0x18e>
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	025b      	lsls	r3, r3, #9
 800169a:	429a      	cmp	r2, r3
 800169c:	d011      	beq.n	80016c2 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2101      	movs	r1, #1
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ae:	e008      	b.n	80016c2 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2101      	movs	r1, #1
 80016bc:	430a      	orrs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	e000      	b.n	80016c4 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016c2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	0018      	movs	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	b004      	add	sp, #16
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	40012c00 	.word	0x40012c00
 80016d4:	40014400 	.word	0x40014400
 80016d8:	40014800 	.word	0x40014800
 80016dc:	40000400 	.word	0x40000400
 80016e0:	00010007 	.word	0x00010007

080016e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016f0:	2317      	movs	r3, #23
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	223c      	movs	r2, #60	; 0x3c
 80016fc:	5c9b      	ldrb	r3, [r3, r2]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d101      	bne.n	8001706 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001702:	2302      	movs	r3, #2
 8001704:	e0e5      	b.n	80018d2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	223c      	movs	r2, #60	; 0x3c
 800170a:	2101      	movs	r1, #1
 800170c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b14      	cmp	r3, #20
 8001712:	d900      	bls.n	8001716 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001714:	e0d1      	b.n	80018ba <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	009a      	lsls	r2, r3, #2
 800171a:	4b70      	ldr	r3, [pc, #448]	; (80018dc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800171c:	18d3      	adds	r3, r2, r3
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	0011      	movs	r1, r2
 800172a:	0018      	movs	r0, r3
 800172c:	f000 fa1c 	bl	8001b68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2108      	movs	r1, #8
 800173c:	430a      	orrs	r2, r1
 800173e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	699a      	ldr	r2, [r3, #24]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2104      	movs	r1, #4
 800174c:	438a      	bics	r2, r1
 800174e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6999      	ldr	r1, [r3, #24]
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	691a      	ldr	r2, [r3, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	430a      	orrs	r2, r1
 8001760:	619a      	str	r2, [r3, #24]
      break;
 8001762:	e0af      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	68ba      	ldr	r2, [r7, #8]
 800176a:	0011      	movs	r1, r2
 800176c:	0018      	movs	r0, r3
 800176e:	f000 fa7b 	bl	8001c68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	699a      	ldr	r2, [r3, #24]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2180      	movs	r1, #128	; 0x80
 800177e:	0109      	lsls	r1, r1, #4
 8001780:	430a      	orrs	r2, r1
 8001782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4954      	ldr	r1, [pc, #336]	; (80018e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001790:	400a      	ands	r2, r1
 8001792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6999      	ldr	r1, [r3, #24]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	021a      	lsls	r2, r3, #8
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	619a      	str	r2, [r3, #24]
      break;
 80017a8:	e08c      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	0011      	movs	r1, r2
 80017b2:	0018      	movs	r0, r3
 80017b4:	f000 fad6 	bl	8001d64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	69da      	ldr	r2, [r3, #28]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2108      	movs	r1, #8
 80017c4:	430a      	orrs	r2, r1
 80017c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	69da      	ldr	r2, [r3, #28]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2104      	movs	r1, #4
 80017d4:	438a      	bics	r2, r1
 80017d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	69d9      	ldr	r1, [r3, #28]
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	61da      	str	r2, [r3, #28]
      break;
 80017ea:	e06b      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	0011      	movs	r1, r2
 80017f4:	0018      	movs	r0, r3
 80017f6:	f000 fb37 	bl	8001e68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	69da      	ldr	r2, [r3, #28]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	0109      	lsls	r1, r1, #4
 8001808:	430a      	orrs	r2, r1
 800180a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4932      	ldr	r1, [pc, #200]	; (80018e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001818:	400a      	ands	r2, r1
 800181a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	69d9      	ldr	r1, [r3, #28]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	021a      	lsls	r2, r3, #8
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	430a      	orrs	r2, r1
 800182e:	61da      	str	r2, [r3, #28]
      break;
 8001830:	e048      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	0011      	movs	r1, r2
 800183a:	0018      	movs	r0, r3
 800183c:	f000 fb78 	bl	8001f30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2108      	movs	r1, #8
 800184c:	430a      	orrs	r2, r1
 800184e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2104      	movs	r1, #4
 800185c:	438a      	bics	r2, r1
 800185e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	691a      	ldr	r2, [r3, #16]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	430a      	orrs	r2, r1
 8001870:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001872:	e027      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	0011      	movs	r1, r2
 800187c:	0018      	movs	r0, r3
 800187e:	f000 fbb1 	bl	8001fe4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	0109      	lsls	r1, r1, #4
 8001890:	430a      	orrs	r2, r1
 8001892:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4910      	ldr	r1, [pc, #64]	; (80018e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80018a0:	400a      	ands	r2, r1
 80018a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	021a      	lsls	r2, r3, #8
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80018b8:	e004      	b.n	80018c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80018ba:	2317      	movs	r3, #23
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
      break;
 80018c2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	223c      	movs	r2, #60	; 0x3c
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]

  return status;
 80018cc:	2317      	movs	r3, #23
 80018ce:	18fb      	adds	r3, r7, r3
 80018d0:	781b      	ldrb	r3, [r3, #0]
}
 80018d2:	0018      	movs	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b006      	add	sp, #24
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	080024e0 	.word	0x080024e0
 80018e0:	fffffbff 	.word	0xfffffbff

080018e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018ee:	230f      	movs	r3, #15
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	223c      	movs	r2, #60	; 0x3c
 80018fa:	5c9b      	ldrb	r3, [r3, r2]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d101      	bne.n	8001904 <HAL_TIM_ConfigClockSource+0x20>
 8001900:	2302      	movs	r3, #2
 8001902:	e0bc      	b.n	8001a7e <HAL_TIM_ConfigClockSource+0x19a>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	223c      	movs	r2, #60	; 0x3c
 8001908:	2101      	movs	r1, #1
 800190a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	223d      	movs	r2, #61	; 0x3d
 8001910:	2102      	movs	r1, #2
 8001912:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4a5a      	ldr	r2, [pc, #360]	; (8001a88 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001920:	4013      	ands	r3, r2
 8001922:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	4a59      	ldr	r2, [pc, #356]	; (8001a8c <HAL_TIM_ConfigClockSource+0x1a8>)
 8001928:	4013      	ands	r3, r2
 800192a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	0192      	lsls	r2, r2, #6
 800193c:	4293      	cmp	r3, r2
 800193e:	d040      	beq.n	80019c2 <HAL_TIM_ConfigClockSource+0xde>
 8001940:	2280      	movs	r2, #128	; 0x80
 8001942:	0192      	lsls	r2, r2, #6
 8001944:	4293      	cmp	r3, r2
 8001946:	d900      	bls.n	800194a <HAL_TIM_ConfigClockSource+0x66>
 8001948:	e088      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 800194a:	2280      	movs	r2, #128	; 0x80
 800194c:	0152      	lsls	r2, r2, #5
 800194e:	4293      	cmp	r3, r2
 8001950:	d100      	bne.n	8001954 <HAL_TIM_ConfigClockSource+0x70>
 8001952:	e088      	b.n	8001a66 <HAL_TIM_ConfigClockSource+0x182>
 8001954:	2280      	movs	r2, #128	; 0x80
 8001956:	0152      	lsls	r2, r2, #5
 8001958:	4293      	cmp	r3, r2
 800195a:	d900      	bls.n	800195e <HAL_TIM_ConfigClockSource+0x7a>
 800195c:	e07e      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 800195e:	2b70      	cmp	r3, #112	; 0x70
 8001960:	d018      	beq.n	8001994 <HAL_TIM_ConfigClockSource+0xb0>
 8001962:	d900      	bls.n	8001966 <HAL_TIM_ConfigClockSource+0x82>
 8001964:	e07a      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 8001966:	2b60      	cmp	r3, #96	; 0x60
 8001968:	d04f      	beq.n	8001a0a <HAL_TIM_ConfigClockSource+0x126>
 800196a:	d900      	bls.n	800196e <HAL_TIM_ConfigClockSource+0x8a>
 800196c:	e076      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 800196e:	2b50      	cmp	r3, #80	; 0x50
 8001970:	d03b      	beq.n	80019ea <HAL_TIM_ConfigClockSource+0x106>
 8001972:	d900      	bls.n	8001976 <HAL_TIM_ConfigClockSource+0x92>
 8001974:	e072      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 8001976:	2b40      	cmp	r3, #64	; 0x40
 8001978:	d057      	beq.n	8001a2a <HAL_TIM_ConfigClockSource+0x146>
 800197a:	d900      	bls.n	800197e <HAL_TIM_ConfigClockSource+0x9a>
 800197c:	e06e      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 800197e:	2b30      	cmp	r3, #48	; 0x30
 8001980:	d063      	beq.n	8001a4a <HAL_TIM_ConfigClockSource+0x166>
 8001982:	d86b      	bhi.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 8001984:	2b20      	cmp	r3, #32
 8001986:	d060      	beq.n	8001a4a <HAL_TIM_ConfigClockSource+0x166>
 8001988:	d868      	bhi.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
 800198a:	2b00      	cmp	r3, #0
 800198c:	d05d      	beq.n	8001a4a <HAL_TIM_ConfigClockSource+0x166>
 800198e:	2b10      	cmp	r3, #16
 8001990:	d05b      	beq.n	8001a4a <HAL_TIM_ConfigClockSource+0x166>
 8001992:	e063      	b.n	8001a5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	6899      	ldr	r1, [r3, #8]
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	f000 fbf8 	bl	8002198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	2277      	movs	r2, #119	; 0x77
 80019b4:	4313      	orrs	r3, r2
 80019b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68ba      	ldr	r2, [r7, #8]
 80019be:	609a      	str	r2, [r3, #8]
      break;
 80019c0:	e052      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6818      	ldr	r0, [r3, #0]
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	6899      	ldr	r1, [r3, #8]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f000 fbe1 	bl	8002198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2180      	movs	r1, #128	; 0x80
 80019e2:	01c9      	lsls	r1, r1, #7
 80019e4:	430a      	orrs	r2, r1
 80019e6:	609a      	str	r2, [r3, #8]
      break;
 80019e8:	e03e      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	6859      	ldr	r1, [r3, #4]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	001a      	movs	r2, r3
 80019f8:	f000 fb52 	bl	80020a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2150      	movs	r1, #80	; 0x50
 8001a02:	0018      	movs	r0, r3
 8001a04:	f000 fbac 	bl	8002160 <TIM_ITRx_SetConfig>
      break;
 8001a08:	e02e      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6818      	ldr	r0, [r3, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	6859      	ldr	r1, [r3, #4]
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	001a      	movs	r2, r3
 8001a18:	f000 fb70 	bl	80020fc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2160      	movs	r1, #96	; 0x60
 8001a22:	0018      	movs	r0, r3
 8001a24:	f000 fb9c 	bl	8002160 <TIM_ITRx_SetConfig>
      break;
 8001a28:	e01e      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6859      	ldr	r1, [r3, #4]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	001a      	movs	r2, r3
 8001a38:	f000 fb32 	bl	80020a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2140      	movs	r1, #64	; 0x40
 8001a42:	0018      	movs	r0, r3
 8001a44:	f000 fb8c 	bl	8002160 <TIM_ITRx_SetConfig>
      break;
 8001a48:	e00e      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	0019      	movs	r1, r3
 8001a54:	0010      	movs	r0, r2
 8001a56:	f000 fb83 	bl	8002160 <TIM_ITRx_SetConfig>
      break;
 8001a5a:	e005      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	2201      	movs	r2, #1
 8001a62:	701a      	strb	r2, [r3, #0]
      break;
 8001a64:	e000      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001a66:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	223d      	movs	r2, #61	; 0x3d
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	223c      	movs	r2, #60	; 0x3c
 8001a74:	2100      	movs	r1, #0
 8001a76:	5499      	strb	r1, [r3, r2]

  return status;
 8001a78:	230f      	movs	r3, #15
 8001a7a:	18fb      	adds	r3, r7, r3
 8001a7c:	781b      	ldrb	r3, [r3, #0]
}
 8001a7e:	0018      	movs	r0, r3
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b004      	add	sp, #16
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	ffceff88 	.word	0xffceff88
 8001a8c:	ffff00ff 	.word	0xffff00ff

08001a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a2b      	ldr	r2, [pc, #172]	; (8001b50 <TIM_Base_SetConfig+0xc0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d003      	beq.n	8001ab0 <TIM_Base_SetConfig+0x20>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a2a      	ldr	r2, [pc, #168]	; (8001b54 <TIM_Base_SetConfig+0xc4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d108      	bne.n	8001ac2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2270      	movs	r2, #112	; 0x70
 8001ab4:	4393      	bics	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a22      	ldr	r2, [pc, #136]	; (8001b50 <TIM_Base_SetConfig+0xc0>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d00f      	beq.n	8001aea <TIM_Base_SetConfig+0x5a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a21      	ldr	r2, [pc, #132]	; (8001b54 <TIM_Base_SetConfig+0xc4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d00b      	beq.n	8001aea <TIM_Base_SetConfig+0x5a>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a20      	ldr	r2, [pc, #128]	; (8001b58 <TIM_Base_SetConfig+0xc8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d007      	beq.n	8001aea <TIM_Base_SetConfig+0x5a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a1f      	ldr	r2, [pc, #124]	; (8001b5c <TIM_Base_SetConfig+0xcc>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d003      	beq.n	8001aea <TIM_Base_SetConfig+0x5a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a1e      	ldr	r2, [pc, #120]	; (8001b60 <TIM_Base_SetConfig+0xd0>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d108      	bne.n	8001afc <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <TIM_Base_SetConfig+0xd4>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2280      	movs	r2, #128	; 0x80
 8001b00:	4393      	bics	r3, r2
 8001b02:	001a      	movs	r2, r3
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689a      	ldr	r2, [r3, #8]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <TIM_Base_SetConfig+0xc0>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d007      	beq.n	8001b3a <TIM_Base_SetConfig+0xaa>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a0b      	ldr	r2, [pc, #44]	; (8001b5c <TIM_Base_SetConfig+0xcc>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d003      	beq.n	8001b3a <TIM_Base_SetConfig+0xaa>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <TIM_Base_SetConfig+0xd0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d103      	bne.n	8001b42 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	691a      	ldr	r2, [r3, #16]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	615a      	str	r2, [r3, #20]
}
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b004      	add	sp, #16
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40012c00 	.word	0x40012c00
 8001b54:	40000400 	.word	0x40000400
 8001b58:	40002000 	.word	0x40002000
 8001b5c:	40014400 	.word	0x40014400
 8001b60:	40014800 	.word	0x40014800
 8001b64:	fffffcff 	.word	0xfffffcff

08001b68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a1b      	ldr	r3, [r3, #32]
 8001b76:	2201      	movs	r2, #1
 8001b78:	4393      	bics	r3, r2
 8001b7a:	001a      	movs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4a2e      	ldr	r2, [pc, #184]	; (8001c50 <TIM_OC1_SetConfig+0xe8>)
 8001b96:	4013      	ands	r3, r2
 8001b98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2203      	movs	r2, #3
 8001b9e:	4393      	bics	r3, r2
 8001ba0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	4393      	bics	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a24      	ldr	r2, [pc, #144]	; (8001c54 <TIM_OC1_SetConfig+0xec>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d007      	beq.n	8001bd6 <TIM_OC1_SetConfig+0x6e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a23      	ldr	r2, [pc, #140]	; (8001c58 <TIM_OC1_SetConfig+0xf0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d003      	beq.n	8001bd6 <TIM_OC1_SetConfig+0x6e>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a22      	ldr	r2, [pc, #136]	; (8001c5c <TIM_OC1_SetConfig+0xf4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d10c      	bne.n	8001bf0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	2208      	movs	r2, #8
 8001bda:	4393      	bics	r3, r2
 8001bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2204      	movs	r2, #4
 8001bec:	4393      	bics	r3, r2
 8001bee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <TIM_OC1_SetConfig+0xec>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d007      	beq.n	8001c08 <TIM_OC1_SetConfig+0xa0>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a17      	ldr	r2, [pc, #92]	; (8001c58 <TIM_OC1_SetConfig+0xf0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d003      	beq.n	8001c08 <TIM_OC1_SetConfig+0xa0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a16      	ldr	r2, [pc, #88]	; (8001c5c <TIM_OC1_SetConfig+0xf4>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d111      	bne.n	8001c2c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	4a15      	ldr	r2, [pc, #84]	; (8001c60 <TIM_OC1_SetConfig+0xf8>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <TIM_OC1_SetConfig+0xfc>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	621a      	str	r2, [r3, #32]
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b006      	add	sp, #24
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	fffeff8f 	.word	0xfffeff8f
 8001c54:	40012c00 	.word	0x40012c00
 8001c58:	40014400 	.word	0x40014400
 8001c5c:	40014800 	.word	0x40014800
 8001c60:	fffffeff 	.word	0xfffffeff
 8001c64:	fffffdff 	.word	0xfffffdff

08001c68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	2210      	movs	r2, #16
 8001c78:	4393      	bics	r3, r2
 8001c7a:	001a      	movs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4a2c      	ldr	r2, [pc, #176]	; (8001d48 <TIM_OC2_SetConfig+0xe0>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4a2b      	ldr	r2, [pc, #172]	; (8001d4c <TIM_OC2_SetConfig+0xe4>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2220      	movs	r2, #32
 8001cb2:	4393      	bics	r3, r2
 8001cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a22      	ldr	r2, [pc, #136]	; (8001d50 <TIM_OC2_SetConfig+0xe8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d10d      	bne.n	8001ce6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	2280      	movs	r2, #128	; 0x80
 8001cce:	4393      	bics	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	011b      	lsls	r3, r3, #4
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	2240      	movs	r2, #64	; 0x40
 8001ce2:	4393      	bics	r3, r2
 8001ce4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a19      	ldr	r2, [pc, #100]	; (8001d50 <TIM_OC2_SetConfig+0xe8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d007      	beq.n	8001cfe <TIM_OC2_SetConfig+0x96>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a18      	ldr	r2, [pc, #96]	; (8001d54 <TIM_OC2_SetConfig+0xec>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d003      	beq.n	8001cfe <TIM_OC2_SetConfig+0x96>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a17      	ldr	r2, [pc, #92]	; (8001d58 <TIM_OC2_SetConfig+0xf0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d113      	bne.n	8001d26 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4a16      	ldr	r2, [pc, #88]	; (8001d5c <TIM_OC2_SetConfig+0xf4>)
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4a15      	ldr	r2, [pc, #84]	; (8001d60 <TIM_OC2_SetConfig+0xf8>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	621a      	str	r2, [r3, #32]
}
 8001d40:	46c0      	nop			; (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b006      	add	sp, #24
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	feff8fff 	.word	0xfeff8fff
 8001d4c:	fffffcff 	.word	0xfffffcff
 8001d50:	40012c00 	.word	0x40012c00
 8001d54:	40014400 	.word	0x40014400
 8001d58:	40014800 	.word	0x40014800
 8001d5c:	fffffbff 	.word	0xfffffbff
 8001d60:	fffff7ff 	.word	0xfffff7ff

08001d64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4a33      	ldr	r2, [pc, #204]	; (8001e40 <TIM_OC3_SetConfig+0xdc>)
 8001d74:	401a      	ands	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4a2d      	ldr	r2, [pc, #180]	; (8001e44 <TIM_OC3_SetConfig+0xe0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2203      	movs	r2, #3
 8001d98:	4393      	bics	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	4a27      	ldr	r2, [pc, #156]	; (8001e48 <TIM_OC3_SetConfig+0xe4>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a23      	ldr	r2, [pc, #140]	; (8001e4c <TIM_OC3_SetConfig+0xe8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d10d      	bne.n	8001dde <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	4a22      	ldr	r2, [pc, #136]	; (8001e50 <TIM_OC3_SetConfig+0xec>)
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	021b      	lsls	r3, r3, #8
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	4a1e      	ldr	r2, [pc, #120]	; (8001e54 <TIM_OC3_SetConfig+0xf0>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a1a      	ldr	r2, [pc, #104]	; (8001e4c <TIM_OC3_SetConfig+0xe8>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d007      	beq.n	8001df6 <TIM_OC3_SetConfig+0x92>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a1b      	ldr	r2, [pc, #108]	; (8001e58 <TIM_OC3_SetConfig+0xf4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d003      	beq.n	8001df6 <TIM_OC3_SetConfig+0x92>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a1a      	ldr	r2, [pc, #104]	; (8001e5c <TIM_OC3_SetConfig+0xf8>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d113      	bne.n	8001e1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4a19      	ldr	r2, [pc, #100]	; (8001e60 <TIM_OC3_SetConfig+0xfc>)
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4a18      	ldr	r2, [pc, #96]	; (8001e64 <TIM_OC3_SetConfig+0x100>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	011b      	lsls	r3, r3, #4
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685a      	ldr	r2, [r3, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	621a      	str	r2, [r3, #32]
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b006      	add	sp, #24
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	fffffeff 	.word	0xfffffeff
 8001e44:	fffeff8f 	.word	0xfffeff8f
 8001e48:	fffffdff 	.word	0xfffffdff
 8001e4c:	40012c00 	.word	0x40012c00
 8001e50:	fffff7ff 	.word	0xfffff7ff
 8001e54:	fffffbff 	.word	0xfffffbff
 8001e58:	40014400 	.word	0x40014400
 8001e5c:	40014800 	.word	0x40014800
 8001e60:	ffffefff 	.word	0xffffefff
 8001e64:	ffffdfff 	.word	0xffffdfff

08001e68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a26      	ldr	r2, [pc, #152]	; (8001f10 <TIM_OC4_SetConfig+0xa8>)
 8001e78:	401a      	ands	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4a20      	ldr	r2, [pc, #128]	; (8001f14 <TIM_OC4_SetConfig+0xac>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4a1f      	ldr	r2, [pc, #124]	; (8001f18 <TIM_OC4_SetConfig+0xb0>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	021b      	lsls	r3, r3, #8
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	4a1b      	ldr	r2, [pc, #108]	; (8001f1c <TIM_OC4_SetConfig+0xb4>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	031b      	lsls	r3, r3, #12
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <TIM_OC4_SetConfig+0xb8>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d007      	beq.n	8001ed8 <TIM_OC4_SetConfig+0x70>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a16      	ldr	r2, [pc, #88]	; (8001f24 <TIM_OC4_SetConfig+0xbc>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d003      	beq.n	8001ed8 <TIM_OC4_SetConfig+0x70>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a15      	ldr	r2, [pc, #84]	; (8001f28 <TIM_OC4_SetConfig+0xc0>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d109      	bne.n	8001eec <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <TIM_OC4_SetConfig+0xc4>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	019b      	lsls	r3, r3, #6
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	621a      	str	r2, [r3, #32]
}
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b006      	add	sp, #24
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	ffffefff 	.word	0xffffefff
 8001f14:	feff8fff 	.word	0xfeff8fff
 8001f18:	fffffcff 	.word	0xfffffcff
 8001f1c:	ffffdfff 	.word	0xffffdfff
 8001f20:	40012c00 	.word	0x40012c00
 8001f24:	40014400 	.word	0x40014400
 8001f28:	40014800 	.word	0x40014800
 8001f2c:	ffffbfff 	.word	0xffffbfff

08001f30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	4a23      	ldr	r2, [pc, #140]	; (8001fcc <TIM_OC5_SetConfig+0x9c>)
 8001f40:	401a      	ands	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <TIM_OC5_SetConfig+0xa0>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4a19      	ldr	r2, [pc, #100]	; (8001fd4 <TIM_OC5_SetConfig+0xa4>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	041b      	lsls	r3, r3, #16
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <TIM_OC5_SetConfig+0xa8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d007      	beq.n	8001f96 <TIM_OC5_SetConfig+0x66>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a14      	ldr	r2, [pc, #80]	; (8001fdc <TIM_OC5_SetConfig+0xac>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d003      	beq.n	8001f96 <TIM_OC5_SetConfig+0x66>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a13      	ldr	r2, [pc, #76]	; (8001fe0 <TIM_OC5_SetConfig+0xb0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d109      	bne.n	8001faa <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	4a0c      	ldr	r2, [pc, #48]	; (8001fcc <TIM_OC5_SetConfig+0x9c>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	021b      	lsls	r3, r3, #8
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	621a      	str	r2, [r3, #32]
}
 8001fc4:	46c0      	nop			; (mov r8, r8)
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	b006      	add	sp, #24
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	fffeffff 	.word	0xfffeffff
 8001fd0:	fffeff8f 	.word	0xfffeff8f
 8001fd4:	fffdffff 	.word	0xfffdffff
 8001fd8:	40012c00 	.word	0x40012c00
 8001fdc:	40014400 	.word	0x40014400
 8001fe0:	40014800 	.word	0x40014800

08001fe4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	4a24      	ldr	r2, [pc, #144]	; (8002084 <TIM_OC6_SetConfig+0xa0>)
 8001ff4:	401a      	ands	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800200a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4a1e      	ldr	r2, [pc, #120]	; (8002088 <TIM_OC6_SetConfig+0xa4>)
 8002010:	4013      	ands	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	021b      	lsls	r3, r3, #8
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	4313      	orrs	r3, r2
 800201e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4a1a      	ldr	r2, [pc, #104]	; (800208c <TIM_OC6_SetConfig+0xa8>)
 8002024:	4013      	ands	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	051b      	lsls	r3, r3, #20
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4313      	orrs	r3, r2
 8002032:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a16      	ldr	r2, [pc, #88]	; (8002090 <TIM_OC6_SetConfig+0xac>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d007      	beq.n	800204c <TIM_OC6_SetConfig+0x68>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a15      	ldr	r2, [pc, #84]	; (8002094 <TIM_OC6_SetConfig+0xb0>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d003      	beq.n	800204c <TIM_OC6_SetConfig+0x68>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a14      	ldr	r2, [pc, #80]	; (8002098 <TIM_OC6_SetConfig+0xb4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d109      	bne.n	8002060 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	4a13      	ldr	r2, [pc, #76]	; (800209c <TIM_OC6_SetConfig+0xb8>)
 8002050:	4013      	ands	r3, r2
 8002052:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	029b      	lsls	r3, r3, #10
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	4313      	orrs	r3, r2
 800205e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	621a      	str	r2, [r3, #32]
}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b006      	add	sp, #24
 8002080:	bd80      	pop	{r7, pc}
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	ffefffff 	.word	0xffefffff
 8002088:	feff8fff 	.word	0xfeff8fff
 800208c:	ffdfffff 	.word	0xffdfffff
 8002090:	40012c00 	.word	0x40012c00
 8002094:	40014400 	.word	0x40014400
 8002098:	40014800 	.word	0x40014800
 800209c:	fffbffff 	.word	0xfffbffff

080020a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	2201      	movs	r2, #1
 80020b8:	4393      	bics	r3, r2
 80020ba:	001a      	movs	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	22f0      	movs	r2, #240	; 0xf0
 80020ca:	4393      	bics	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	220a      	movs	r2, #10
 80020dc:	4393      	bics	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80020e0:	697a      	ldr	r2, [r7, #20]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	621a      	str	r2, [r3, #32]
}
 80020f4:	46c0      	nop			; (mov r8, r8)
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b006      	add	sp, #24
 80020fa:	bd80      	pop	{r7, pc}

080020fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	2210      	movs	r2, #16
 800210e:	4393      	bics	r3, r2
 8002110:	001a      	movs	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	4a0d      	ldr	r2, [pc, #52]	; (800215c <TIM_TI2_ConfigInputStage+0x60>)
 8002126:	4013      	ands	r3, r2
 8002128:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	031b      	lsls	r3, r3, #12
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4313      	orrs	r3, r2
 8002132:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	22a0      	movs	r2, #160	; 0xa0
 8002138:	4393      	bics	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	621a      	str	r2, [r3, #32]
}
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	46bd      	mov	sp, r7
 8002156:	b006      	add	sp, #24
 8002158:	bd80      	pop	{r7, pc}
 800215a:	46c0      	nop			; (mov r8, r8)
 800215c:	ffff0fff 	.word	0xffff0fff

08002160 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a08      	ldr	r2, [pc, #32]	; (8002194 <TIM_ITRx_SetConfig+0x34>)
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	2207      	movs	r2, #7
 8002180:	4313      	orrs	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	609a      	str	r2, [r3, #8]
}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	46bd      	mov	sp, r7
 800218e:	b004      	add	sp, #16
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	ffcfff8f 	.word	0xffcfff8f

08002198 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	4a09      	ldr	r2, [pc, #36]	; (80021d4 <TIM_ETR_SetConfig+0x3c>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	021a      	lsls	r2, r3, #8
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	431a      	orrs	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	4313      	orrs	r3, r2
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	609a      	str	r2, [r3, #8]
}
 80021cc:	46c0      	nop			; (mov r8, r8)
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b006      	add	sp, #24
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	ffff00ff 	.word	0xffff00ff

080021d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	221f      	movs	r2, #31
 80021e8:	4013      	ands	r3, r2
 80021ea:	2201      	movs	r2, #1
 80021ec:	409a      	lsls	r2, r3
 80021ee:	0013      	movs	r3, r2
 80021f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	43d2      	mvns	r2, r2
 80021fa:	401a      	ands	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a1a      	ldr	r2, [r3, #32]
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	211f      	movs	r1, #31
 8002208:	400b      	ands	r3, r1
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	4099      	lsls	r1, r3
 800220e:	000b      	movs	r3, r1
 8002210:	431a      	orrs	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	621a      	str	r2, [r3, #32]
}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	46bd      	mov	sp, r7
 800221a:	b006      	add	sp, #24
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	223c      	movs	r2, #60	; 0x3c
 800222e:	5c9b      	ldrb	r3, [r3, r2]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002234:	2302      	movs	r3, #2
 8002236:	e04a      	b.n	80022ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	223c      	movs	r2, #60	; 0x3c
 800223c:	2101      	movs	r1, #1
 800223e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	223d      	movs	r2, #61	; 0x3d
 8002244:	2102      	movs	r1, #2
 8002246:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d108      	bne.n	8002274 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4a1d      	ldr	r2, [pc, #116]	; (80022dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8002266:	4013      	ands	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	4313      	orrs	r3, r2
 8002272:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2270      	movs	r2, #112	; 0x70
 8002278:	4393      	bics	r3, r2
 800227a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a11      	ldr	r2, [pc, #68]	; (80022d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d004      	beq.n	80022a2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a10      	ldr	r2, [pc, #64]	; (80022e0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d10c      	bne.n	80022bc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2280      	movs	r2, #128	; 0x80
 80022a6:	4393      	bics	r3, r2
 80022a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	223d      	movs	r2, #61	; 0x3d
 80022c0:	2101      	movs	r1, #1
 80022c2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	223c      	movs	r2, #60	; 0x3c
 80022c8:	2100      	movs	r1, #0
 80022ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	0018      	movs	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	b004      	add	sp, #16
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	40012c00 	.word	0x40012c00
 80022dc:	ff0fffff 	.word	0xff0fffff
 80022e0:	40000400 	.word	0x40000400

080022e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	223c      	movs	r2, #60	; 0x3c
 80022f6:	5c9b      	ldrb	r3, [r3, r2]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d101      	bne.n	8002300 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e079      	b.n	80023f4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	223c      	movs	r2, #60	; 0x3c
 8002304:	2101      	movs	r1, #1
 8002306:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	22ff      	movs	r2, #255	; 0xff
 800230c:	4393      	bics	r3, r2
 800230e:	001a      	movs	r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4a38      	ldr	r2, [pc, #224]	; (80023fc <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800231c:	401a      	ands	r2, r3
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	4313      	orrs	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4a35      	ldr	r2, [pc, #212]	; (8002400 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800232a:	401a      	ands	r2, r3
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4a33      	ldr	r2, [pc, #204]	; (8002404 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8002338:	401a      	ands	r2, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4a30      	ldr	r2, [pc, #192]	; (8002408 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8002346:	401a      	ands	r2, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4a2e      	ldr	r2, [pc, #184]	; (800240c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8002354:	401a      	ands	r2, r3
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	4313      	orrs	r3, r2
 800235c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4a2b      	ldr	r2, [pc, #172]	; (8002410 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8002362:	401a      	ands	r2, r3
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002368:	4313      	orrs	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4a29      	ldr	r2, [pc, #164]	; (8002414 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8002370:	401a      	ands	r2, r3
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	041b      	lsls	r3, r3, #16
 8002378:	4313      	orrs	r3, r2
 800237a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a25      	ldr	r2, [pc, #148]	; (8002418 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d106      	bne.n	8002394 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4a24      	ldr	r2, [pc, #144]	; (800241c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800238a:	401a      	ands	r2, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	4313      	orrs	r3, r2
 8002392:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a1f      	ldr	r2, [pc, #124]	; (8002418 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d121      	bne.n	80023e2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4a1f      	ldr	r2, [pc, #124]	; (8002420 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80023a2:	401a      	ands	r2, r3
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a8:	051b      	lsls	r3, r3, #20
 80023aa:	4313      	orrs	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4a1c      	ldr	r2, [pc, #112]	; (8002424 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80023b2:	401a      	ands	r2, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4a1a      	ldr	r2, [pc, #104]	; (8002428 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80023c0:	401a      	ands	r2, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	4313      	orrs	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d106      	bne.n	80023e2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a15      	ldr	r2, [pc, #84]	; (800242c <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80023d8:	401a      	ands	r2, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023de:	4313      	orrs	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	223c      	movs	r2, #60	; 0x3c
 80023ee:	2100      	movs	r1, #0
 80023f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	0018      	movs	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b004      	add	sp, #16
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	fffffcff 	.word	0xfffffcff
 8002400:	fffffbff 	.word	0xfffffbff
 8002404:	fffff7ff 	.word	0xfffff7ff
 8002408:	ffffefff 	.word	0xffffefff
 800240c:	ffffdfff 	.word	0xffffdfff
 8002410:	ffffbfff 	.word	0xffffbfff
 8002414:	fff0ffff 	.word	0xfff0ffff
 8002418:	40012c00 	.word	0x40012c00
 800241c:	efffffff 	.word	0xefffffff
 8002420:	ff0fffff 	.word	0xff0fffff
 8002424:	feffffff 	.word	0xfeffffff
 8002428:	fdffffff 	.word	0xfdffffff
 800242c:	dfffffff 	.word	0xdfffffff

08002430 <__libc_init_array>:
 8002430:	b570      	push	{r4, r5, r6, lr}
 8002432:	2600      	movs	r6, #0
 8002434:	4d0c      	ldr	r5, [pc, #48]	; (8002468 <__libc_init_array+0x38>)
 8002436:	4c0d      	ldr	r4, [pc, #52]	; (800246c <__libc_init_array+0x3c>)
 8002438:	1b64      	subs	r4, r4, r5
 800243a:	10a4      	asrs	r4, r4, #2
 800243c:	42a6      	cmp	r6, r4
 800243e:	d109      	bne.n	8002454 <__libc_init_array+0x24>
 8002440:	2600      	movs	r6, #0
 8002442:	f000 f821 	bl	8002488 <_init>
 8002446:	4d0a      	ldr	r5, [pc, #40]	; (8002470 <__libc_init_array+0x40>)
 8002448:	4c0a      	ldr	r4, [pc, #40]	; (8002474 <__libc_init_array+0x44>)
 800244a:	1b64      	subs	r4, r4, r5
 800244c:	10a4      	asrs	r4, r4, #2
 800244e:	42a6      	cmp	r6, r4
 8002450:	d105      	bne.n	800245e <__libc_init_array+0x2e>
 8002452:	bd70      	pop	{r4, r5, r6, pc}
 8002454:	00b3      	lsls	r3, r6, #2
 8002456:	58eb      	ldr	r3, [r5, r3]
 8002458:	4798      	blx	r3
 800245a:	3601      	adds	r6, #1
 800245c:	e7ee      	b.n	800243c <__libc_init_array+0xc>
 800245e:	00b3      	lsls	r3, r6, #2
 8002460:	58eb      	ldr	r3, [r5, r3]
 8002462:	4798      	blx	r3
 8002464:	3601      	adds	r6, #1
 8002466:	e7f2      	b.n	800244e <__libc_init_array+0x1e>
 8002468:	08002534 	.word	0x08002534
 800246c:	08002534 	.word	0x08002534
 8002470:	08002534 	.word	0x08002534
 8002474:	08002538 	.word	0x08002538

08002478 <memset>:
 8002478:	0003      	movs	r3, r0
 800247a:	1882      	adds	r2, r0, r2
 800247c:	4293      	cmp	r3, r2
 800247e:	d100      	bne.n	8002482 <memset+0xa>
 8002480:	4770      	bx	lr
 8002482:	7019      	strb	r1, [r3, #0]
 8002484:	3301      	adds	r3, #1
 8002486:	e7f9      	b.n	800247c <memset+0x4>

08002488 <_init>:
 8002488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800248e:	bc08      	pop	{r3}
 8002490:	469e      	mov	lr, r3
 8002492:	4770      	bx	lr

08002494 <_fini>:
 8002494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002496:	46c0      	nop			; (mov r8, r8)
 8002498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800249a:	bc08      	pop	{r3}
 800249c:	469e      	mov	lr, r3
 800249e:	4770      	bx	lr
