
*** Running vivado
    with args -log comp_ds.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source comp_ds.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source comp_ds.tcl -notrace
Command: synth_design -top comp_ds -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.699 ; gain = 101.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'comp_ds' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:22]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt1' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:150]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt2' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:151]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt3' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:152]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt4' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:153]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt5' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:154]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt6' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt7' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:156]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt8' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:157]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt9' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:158]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt10' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:159]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt11' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:160]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt12' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:161]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt13' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:163]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt14' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:164]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt15' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:165]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt16' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:166]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt17' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:167]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt18' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:168]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt19' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:169]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt20' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:170]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt21' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:172]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt22' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:173]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt23' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:174]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt24' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:175]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt25' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:176]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt26' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:177]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt27' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:178]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt28' of component 'nand_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:179]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt29' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:181]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt30' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:182]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt31' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:183]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt32' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:184]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt33' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:186]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt34' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:187]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt35' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:188]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt36' of component 'xor_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:189]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt37' of component 'or_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:191]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt38' of component 'or_gate3' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:192]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt39' of component 'or_gate4' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:193]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt40' of component 'or_gate5' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:194]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt41' of component 'or_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:196]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt42' of component 'or_gate3' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:197]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt43' of component 'or_gate4' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:198]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt44' of component 'or_gate5' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:199]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt45' of component 'nand_gate5' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:201]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt46' of component 'nand_gate5' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:202]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt47' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:203]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt48' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:204]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt59' of component 'nand_gate3' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:205]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt50' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:206]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt51' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:207]
INFO: [Synth 8-637] synthesizing blackbox instance 'utt52' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'comp_ds' (1#1) [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/sources_1/new/comp_ds.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.234 ; gain = 157.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.234 ; gain = 157.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.234 ; gain = 157.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/constrs_1/new/comp_cons.xdc]
Finished Parsing XDC File [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/constrs_1/new/comp_cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/constrs_1/new/comp_cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/comp_ds_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.srcs/constrs_1/new/comp_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/comp_ds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/comp_ds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.164 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.164 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 763.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |not_gate      |        17|
|2     |nand_gate2    |        16|
|3     |xor_gate2     |         8|
|4     |or_gate2      |         2|
|5     |or_gate3      |         2|
|6     |or_gate4      |         2|
|7     |or_gate5      |         2|
|8     |nand_gate5    |         2|
|9     |nand_gate3    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |nand_gate2_bbox_55 |     1|
|2     |nand_gate2_bbox_56 |     1|
|3     |nand_gate2_bbox_57 |     1|
|4     |nand_gate2_bbox_58 |     1|
|5     |nand_gate2_bbox_59 |     1|
|6     |nand_gate2_bbox_60 |     1|
|7     |nand_gate2_bbox_61 |     1|
|8     |nand_gate2_bbox_62 |     1|
|9     |nand_gate2_bbox_63 |     1|
|10    |nand_gate2_bbox_64 |     1|
|11    |nand_gate2_bbox_65 |     1|
|12    |nand_gate2_bbox_66 |     1|
|13    |nand_gate2_bbox_67 |     1|
|14    |nand_gate2_bbox_68 |     1|
|15    |nand_gate2_bbox_69 |     1|
|16    |nand_gate2_bbox_70 |     1|
|17    |nand_gate3_bbox_91 |     1|
|18    |nand_gate5_bbox_87 |     1|
|19    |nand_gate5_bbox_88 |     1|
|20    |not_gate_bbox_43   |     1|
|21    |not_gate_bbox_44   |     1|
|22    |not_gate_bbox_45   |     1|
|23    |not_gate_bbox_46   |     1|
|24    |not_gate_bbox_47   |     1|
|25    |not_gate_bbox_48   |     1|
|26    |not_gate_bbox_49   |     1|
|27    |not_gate_bbox_50   |     1|
|28    |not_gate_bbox_51   |     1|
|29    |not_gate_bbox_52   |     1|
|30    |not_gate_bbox_53   |     1|
|31    |not_gate_bbox_54   |     1|
|32    |not_gate_bbox_89   |     1|
|33    |not_gate_bbox_90   |     1|
|34    |not_gate_bbox_92   |     1|
|35    |not_gate_bbox_93   |     1|
|36    |not_gate_bbox_94   |     1|
|37    |or_gate2_bbox_79   |     1|
|38    |or_gate2_bbox_83   |     1|
|39    |or_gate3_bbox_80   |     1|
|40    |or_gate3_bbox_84   |     1|
|41    |or_gate4_bbox_81   |     1|
|42    |or_gate4_bbox_85   |     1|
|43    |or_gate5_bbox_82   |     1|
|44    |or_gate5_bbox_86   |     1|
|45    |xor_gate2_bbox_71  |     1|
|46    |xor_gate2_bbox_72  |     1|
|47    |xor_gate2_bbox_73  |     1|
|48    |xor_gate2_bbox_74  |     1|
|49    |xor_gate2_bbox_75  |     1|
|50    |xor_gate2_bbox_76  |     1|
|51    |xor_gate2_bbox_77  |     1|
|52    |xor_gate2_bbox_78  |     1|
|53    |IBUF               |    11|
|54    |OBUF               |     3|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    66|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 763.164 ; gain = 157.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 763.164 ; gain = 507.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 767.852 ; gain = 515.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/Lab_2 2/project_lab6_Comp/project_lab6_Comp.runs/synth_1/comp_ds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file comp_ds_utilization_synth.rpt -pb comp_ds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:04:05 2022...
