// Seed: 1452673715
module module_0;
  assign module_2.type_23 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  wire id_2
);
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    output tri1 id_12,
    output tri1 id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri1 id_16
);
  assign id_13 = -1;
  module_0 modCall_1 ();
  wire id_18, id_19;
  assign id_12.id_0 = 1;
  wire id_20;
  wire id_21;
  wire id_22;
  assign id_12 = id_7;
endmodule
