Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 13 13:52:00 2021
| Host         : LAPTOP-5QBBQL9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.751        0.000                      0                  456        0.154        0.000                      0                  456        4.500        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.751        0.000                      0                  456        0.154        0.000                      0                  456        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.293ns (26.864%)  route 3.520ns (73.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.887    10.049    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.930    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[1]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.372    14.799    math_module/sqrt_calc/b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.293ns (26.864%)  route 3.520ns (73.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.887    10.049    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.930    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[3]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.372    14.799    math_module/sqrt_calc/b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.293ns (26.864%)  route 3.520ns (73.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.887    10.049    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.930    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[5]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.372    14.799    math_module/sqrt_calc/b_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.293ns (26.864%)  route 3.520ns (73.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.887    10.049    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.930    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  math_module/sqrt_calc/b_reg[7]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.372    14.799    math_module/sqrt_calc/b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[15]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[15]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[16]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[16]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[17]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[17]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[18]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[18]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[19]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[19]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 math_module/sqrt_calc/m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.293ns (27.537%)  route 3.402ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.633     5.236    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  math_module/sqrt_calc/m_reg[6]/Q
                         net (fo=4, routed)           0.879     6.593    math_module/sqrt_calc/m_reg_n_0_[6]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.329     6.922 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.266     7.187    math_module/sqrt_calc/FSM_sequential_state[1]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.332     7.519 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0/O
                         net (fo=27, routed)          1.489     9.008    math_module/sqrt_calc/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.154     9.162 r  math_module/sqrt_calc/b[22]_i_1/O
                         net (fo=23, routed)          0.769     9.931    math_module/sqrt_calc/b[22]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.938    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[20]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.372    14.789    math_module/sqrt_calc/b_reg[20]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/part_result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.513%)  route 0.102ns (35.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.484    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  math_module/sqrt_calc/part_result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  math_module/sqrt_calc/part_result_reg[21]/Q
                         net (fo=3, routed)           0.102     1.728    math_module/sqrt_calc/part_result_reg_n_0_[21]
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  math_module/sqrt_calc/b[21]_i_1/O
                         net (fo=1, routed)           0.000     1.773    math_module/sqrt_calc/b[21]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     1.999    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[21]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.121     1.618    math_module/sqrt_calc/b_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/part_result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.484    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  math_module/sqrt_calc/part_result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  math_module/sqrt_calc/part_result_reg[16]/Q
                         net (fo=3, routed)           0.111     1.737    math_module/sqrt_calc/part_result_reg_n_0_[16]
    SLICE_X10Y78         LUT3 (Prop_lut3_I1_O)        0.048     1.785 r  math_module/sqrt_calc/b[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    math_module/sqrt_calc/b[16]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     1.999    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  math_module/sqrt_calc/b_reg[16]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.131     1.628    math_module/sqrt_calc/b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/m_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.566     1.485    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  math_module/sqrt_calc/m_reg[12]/Q
                         net (fo=4, routed)           0.114     1.741    math_module/sqrt_calc/m_reg_n_0_[12]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.786 r  math_module/sqrt_calc/m[10]_i_1/O
                         net (fo=1, routed)           0.000     1.786    math_module/sqrt_calc/m[10]
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.835     2.000    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[10]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121     1.619    math_module/sqrt_calc/m_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 math_module/rst_mult0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.512    math_module/clk_IBUF_BUFG
    SLICE_X4Y78          FDSE                                         r  math_module/rst_mult0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDSE (Prop_fdse_C_Q)         0.141     1.653 f  math_module/rst_mult0_reg/Q
                         net (fo=85, routed)          0.110     1.763    math_module/sqrt_calc/rst_sqrt
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.048     1.811 r  math_module/sqrt_calc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    math_module/sqrt_calc/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  math_module/sqrt_calc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     2.027    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  math_module/sqrt_calc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.107     1.632    math_module/sqrt_calc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/part_result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/part_result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.828%)  route 0.130ns (41.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.484    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  math_module/sqrt_calc/part_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  math_module/sqrt_calc/part_result_reg[19]/Q
                         net (fo=3, routed)           0.130     1.756    math_module/sqrt_calc/part_result_reg_n_0_[19]
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  math_module/sqrt_calc/part_result[18]_i_1/O
                         net (fo=1, routed)           0.000     1.801    math_module/sqrt_calc/part_result[18]
    SLICE_X10Y77         FDRE                                         r  math_module/sqrt_calc/part_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.833     1.998    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  math_module/sqrt_calc/part_result_reg[18]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.121     1.618    math_module/sqrt_calc/part_result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 math_module/rst_mult0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/FSM_sequential_state_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.512    math_module/clk_IBUF_BUFG
    SLICE_X4Y78          FDSE                                         r  math_module/rst_mult0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  math_module/rst_mult0_reg/Q
                         net (fo=85, routed)          0.110     1.763    math_module/sqrt_calc/rst_sqrt
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  math_module/sqrt_calc/FSM_sequential_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.808    math_module/sqrt_calc/FSM_sequential_state[0]_inv_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  math_module/sqrt_calc/FSM_sequential_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     2.027    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  math_module/sqrt_calc/FSM_sequential_state_reg[0]_inv/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.091     1.616    math_module/sqrt_calc/FSM_sequential_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/part_result_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/part_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.594     1.513    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  math_module/sqrt_calc/part_result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  math_module/sqrt_calc/part_result_reg[11]/Q
                         net (fo=3, routed)           0.113     1.768    math_module/sqrt_calc/part_result_reg_n_0_[11]
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  math_module/sqrt_calc/part_result[10]_i_1/O
                         net (fo=1, routed)           0.000     1.813    math_module/sqrt_calc/part_result[10]
    SLICE_X7Y79          FDRE                                         r  math_module/sqrt_calc/part_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     2.028    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  math_module/sqrt_calc/part_result_reg[10]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.092     1.605    math_module/sqrt_calc/part_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/part_result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/part_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.484    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  math_module/sqrt_calc/part_result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  math_module/sqrt_calc/part_result_reg[16]/Q
                         net (fo=3, routed)           0.164     1.790    math_module/sqrt_calc/part_result_reg_n_0_[16]
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  math_module/sqrt_calc/part_result[15]_i_1/O
                         net (fo=1, routed)           0.000     1.835    math_module/sqrt_calc/part_result[15]
    SLICE_X10Y77         FDRE                                         r  math_module/sqrt_calc/part_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.833     1.998    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  math_module/sqrt_calc/part_result_reg[15]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.120     1.617    math_module/sqrt_calc/part_result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.166%)  route 0.173ns (47.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.566     1.485    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  math_module/sqrt_calc/m_reg[12]/Q
                         net (fo=4, routed)           0.173     1.800    math_module/sqrt_calc/m_reg_n_0_[12]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.048     1.848 r  math_module/sqrt_calc/b[12]_i_1/O
                         net (fo=1, routed)           0.000     1.848    math_module/sqrt_calc/b[12]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  math_module/sqrt_calc/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     1.999    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  math_module/sqrt_calc/b_reg[12]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.131     1.629    math_module/sqrt_calc/b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 math_module/sqrt_calc/m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_module/sqrt_calc/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.822%)  route 0.146ns (41.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.566     1.485    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  math_module/sqrt_calc/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  math_module/sqrt_calc/m_reg[0]/Q
                         net (fo=3, routed)           0.146     1.796    math_module/sqrt_calc/m_reg_n_0_[0]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  math_module/sqrt_calc/b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    math_module/sqrt_calc/b[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  math_module/sqrt_calc/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     1.999    math_module/sqrt_calc/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  math_module/sqrt_calc/b_reg[0]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121     1.619    math_module/sqrt_calc/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     DISP_7_MODULE/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     DISP_7_MODULE/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     math_module/a_square_calc/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     math_module/a_square_calc/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     math_module/a_square_calc/ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     math_module/a_square_calc/state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     math_module/a_square_calc/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     math_module/b_square_calc/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     math_module/b_square_calc/y_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     math_module/sqrt_calc/part_result_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     math_module/sqrt_calc/part_result_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     math_module/square_sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     math_module/square_sum_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     math_module/square_sum_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     math_module/square_sum_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     math_module/square_sum_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     math_module/square_sum_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISP_7_MODULE/DIGIT_CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     DISP_7_MODULE/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     DISP_7_MODULE/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     DISP_7_MODULE/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     math_module/a_square_calc/ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     math_module/a_square_calc/ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     math_module/a_square_calc/ctr_reg[2]/C



