{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568925699153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568925699159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 17:41:38 2019 " "Processing started: Thu Sep 19 17:41:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568925699159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925699159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925699160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568925699556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568925699556 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(7) " "Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568925710322 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MUX_ALUSRC_FWDB MUX.v(19) " "Verilog Module Declaration warning at MUX.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MUX_ALUSRC_FWDB\"" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(6) " "Verilog HDL information at PC.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568925710327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MIPS_PIPELINE_FPGA.v 26 26 " "Using design file MIPS_PIPELINE_FPGA.v, which is not specified as a design file for the current project, but contains definitions for 26 design units and 26 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modulos/ALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "2 Door_BNE_BEQ " "Found entity 2: Door_BNE_BEQ" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControleALU " "Found entity 3: ControleALU" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "4 Controller " "Found entity 4: Controller" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "5 Data_Memory " "Found entity 5: Data_Memory" {  } { { "Modulos/Data_Memory.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ext_Sinal " "Found entity 6: Ext_Sinal" {  } { { "Modulos/Ext_Sinal.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Ext_Sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftShift2 " "Found entity 7: LeftShift2" {  } { { "Modulos/LeftShift2.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/LeftShift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "8 Memoria_instrucoes " "Found entity 8: Memoria_instrucoes" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX_32b " "Found entity 9: MUX_32b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX_5b " "Found entity 10: MUX_5b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "11 MUX_ALUSRC_FWDB " "Found entity 11: MUX_ALUSRC_FWDB" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "12 MUX_FWDA " "Found entity 12: MUX_FWDA" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pipeline_PC " "Found entity 13: Pipeline_PC" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "14 Registradores " "Found entity 14: Registradores" {  } { { "Modulos/Registradores.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "15 Somador " "Found entity 15: Somador" {  } { { "Modulos/Somador.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "16 Somador4 " "Found entity 16: Somador4" {  } { { "Modulos/Somador4.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "17 Harzard " "Found entity 17: Harzard" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "18 Forwarding " "Found entity 18: Forwarding" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "19 EXE_MEM " "Found entity 19: EXE_MEM" {  } { { "Pipeline/Regs_Pipeline/EXE_MEM.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "20 ID_EXE " "Found entity 20: ID_EXE" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "21 IF_ID " "Found entity 21: IF_ID" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "22 MEM_WB " "Found entity 22: MEM_WB" {  } { { "Pipeline/Regs_Pipeline/MEM_WB.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "23 Conversor_7Seg_Melhorado " "Found entity 23: Conversor_7Seg_Melhorado" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "24 Mem_Exibi " "Found entity 24: Mem_Exibi" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_de_exibicao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "25 DivisorClk " "Found entity 25: DivisorClk" {  } { { "Modulos/DivisorClk.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""} { "Info" "ISGN_ENTITY_NAME" "26 MIPS_PIPELINE_FPGA " "Found entity 26: MIPS_PIPELINE_FPGA" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568925710342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1568925710342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_PIPELINE_FPGA " "Elaborating entity \"MIPS_PIPELINE_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568925710365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..7\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[8..7\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568925710377 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[5\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568925710377 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..1\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[3..1\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568925710377 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR MIPS_PIPELINE_FPGA.v(71) " "Output port \"LEDR\" at MIPS_PIPELINE_FPGA.v(71) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568925710377 "|MIPS_PIPELINE_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_PC Pipeline_PC:PCUNIT " "Elaborating entity \"Pipeline_PC\" for hierarchy \"Pipeline_PC:PCUNIT\"" {  } { { "MIPS_PIPELINE_FPGA.v" "PCUNIT" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_instrucoes Memoria_instrucoes:IMemory " "Elaborating entity \"Memoria_instrucoes\" for hierarchy \"Memoria_instrucoes:IMemory\"" {  } { { "MIPS_PIPELINE_FPGA.v" "IMemory" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710410 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_Mem\[16..31\] 0 Memoria_instrucoes.v(5) " "Net \"I_Mem\[16..31\]\" at Memoria_instrucoes.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1568925710416 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710418 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710419 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710420 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710421 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710422 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710423 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710424 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710425 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710426 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710427 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710428 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710429 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710430 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710431 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710432 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710433 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710434 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710435 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710436 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710437 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710438 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710439 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710440 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710441 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710442 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710443 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710444 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710445 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710446 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710447 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710448 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710449 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710450 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710450 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Control " "Elaborating entity \"Controller\" for hierarchy \"Controller:Control\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Control" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710512 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Controller_Write Controller.v(8) " "Verilog HDL Always Construct warning at Controller.v(8): variable \"Controller_Write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710513 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(19) " "Verilog HDL Case Statement warning at Controller.v(19): incomplete case statement has no default case item" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710514 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] Controller.v(19) " "Inferred latch for \"Branch\[0\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710515 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] Controller.v(19) " "Inferred latch for \"Branch\[1\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710515 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(19) " "Inferred latch for \"MemWrite\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710515 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.v(19) " "Inferred latch for \"ALUOp\[0\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710515 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.v(19) " "Inferred latch for \"ALUOp\[1\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710515 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.v(19) " "Inferred latch for \"MemRead\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710516 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.v(19) " "Inferred latch for \"MemtoReg\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710516 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(19) " "Inferred latch for \"RegWrite\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710516 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.v(19) " "Inferred latch for \"ALUSrc\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710516 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.v(19) " "Inferred latch for \"RegDst\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710516 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5b MUX_5b:MuxRegDst " "Elaborating entity \"MUX_5b\" for hierarchy \"MUX_5b:MuxRegDst\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxRegDst" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Registradores:Regs " "Elaborating entity \"Registradores\" for hierarchy \"Registradores:Regs\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Regs" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext_Sinal Ext_Sinal:SignExt " "Elaborating entity \"Ext_Sinal\" for hierarchy \"Ext_Sinal:SignExt\"" {  } { { "MIPS_PIPELINE_FPGA.v" "SignExt" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleALU ControleALU:ALUcontrol " "Elaborating entity \"ControleALU\" for hierarchy \"ControleALU:ALUcontrol\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ALUcontrol" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710649 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(23) " "Verilog HDL Case Statement warning at ControleALU.v(23): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568925710649 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(15) " "Verilog HDL Case Statement warning at ControleALU.v(15): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle_ALU ControleALU.v(14) " "Verilog HDL Always Construct warning at ControleALU.v(14): inferring latch(es) for variable \"Controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[0\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[0\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[1\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[1\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[2\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[2\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[3\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[3\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710650 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALUSRC_FWDB MUX_ALUSRC_FWDB:MuxALUSrcFWDB " "Elaborating entity \"MUX_ALUSRC_FWDB\" for hierarchy \"MUX_ALUSRC_FWDB:MuxALUSrcFWDB\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxALUSrcFWDB" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710654 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(29) " "Verilog HDL Case Statement warning at MUX.v(29): incomplete case statement has no default case item" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568925710655 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Saida_Mux_FWRB_ALUSrc_Out MUX.v(29) " "Verilog HDL Always Construct warning at MUX.v(29): inferring latch(es) for variable \"Saida_Mux_FWRB_ALUSrc_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710655 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[0\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[0\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710655 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[1\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[1\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710655 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[2\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[2\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[3\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[3\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[4\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[4\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[5\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[5\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[6\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[6\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[7\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[7\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[8\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[8\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[9\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[9\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[10\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[10\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[11\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[11\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[12\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[12\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[13\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[13\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710656 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[14\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[14\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[15\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[15\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[16\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[16\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[17\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[17\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[18\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[18\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[19\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[19\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[20\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[20\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[21\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[21\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[22\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[22\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[23\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[23\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[24\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[24\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[25\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[25\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[26\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[26\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[27\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[27\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[28\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[28\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[29\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[29\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[30\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[30\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710657 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[31\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[31\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710658 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_FWDA MUX_FWDA:MuxFwdA " "Elaborating entity \"MUX_FWDA\" for hierarchy \"MUX_FWDA:MuxFwdA\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxFwdA" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710663 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(49) " "Verilog HDL Case Statement warning at MUX.v(49): incomplete case statement has no default case item" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568925710664 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Saida_Mux_FWRBA_Out MUX.v(49) " "Verilog HDL Always Construct warning at MUX.v(49): inferring latch(es) for variable \"Saida_Mux_FWRBA_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568925710664 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[0\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[0\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710664 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[1\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[1\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[2\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[2\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[3\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[3\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[4\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[4\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[5\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[5\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[6\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[6\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[7\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[7\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[8\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[8\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[9\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[9\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[10\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[10\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[11\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[11\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[12\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[12\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[13\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[13\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[14\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[14\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[15\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[15\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[16\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[16\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710665 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[17\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[17\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[18\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[18\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[19\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[19\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[20\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[20\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[21\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[21\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[22\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[22\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[23\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[23\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[24\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[24\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[25\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[25\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[26\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[26\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[27\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[27\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[28\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[28\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[29\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[29\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[30\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[30\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[31\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[31\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710666 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4 Somador4:ADD_PC " "Elaborating entity \"Somador4\" for hierarchy \"Somador4:ADD_PC\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ADD_PC" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:AddALU " "Elaborating entity \"Somador\" for hierarchy \"Somador:AddALU\"" {  } { { "MIPS_PIPELINE_FPGA.v" "AddALU" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ALU1" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift2 LeftShift2:Shift2 " "Elaborating entity \"LeftShift2\" for hierarchy \"LeftShift2:Shift2\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Shift2" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door_BNE_BEQ Door_BNE_BEQ:DoorAND " "Elaborating entity \"Door_BNE_BEQ\" for hierarchy \"Door_BNE_BEQ:DoorAND\"" {  } { { "MIPS_PIPELINE_FPGA.v" "DoorAND" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(8) " "Verilog HDL assignment warning at AND.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568925710692 "|MIPS_PIPELINE_FPGA|Door_BNE_BEQ:DoorAND"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(9) " "Verilog HDL assignment warning at AND.v(9): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568925710692 "|MIPS_PIPELINE_FPGA|Door_BNE_BEQ:DoorAND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32b MUX_32b:MuxBranch " "Elaborating entity \"MUX_32b\" for hierarchy \"MUX_32b:MuxBranch\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxBranch" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DataMemory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DataMemory\"" {  } { { "MIPS_PIPELINE_FPGA.v" "DataMemory" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:REG_IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:REG_IF_ID\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_IF_ID" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:REG_ID_EXE " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:REG_ID_EXE\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_ID_EXE" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:REG_EXE_MEM " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:REG_EXE_MEM\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_EXE_MEM" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:REG_MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:REG_MEM_WB\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_MEM_WB" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Harzard Harzard:Hazard_Module " "Elaborating entity \"Harzard\" for hierarchy \"Harzard:Hazard_Module\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Hazard_Module" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710919 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MemRead_In Harzard.v(15) " "Verilog HDL Always Construct warning at Harzard.v(15): variable \"EX_MemRead_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710919 "|MIPS_PIPELINE_FPGA|Harzard:Hazard_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Harzard.v(15) " "Verilog HDL Always Construct warning at Harzard.v(15): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710920 "|MIPS_PIPELINE_FPGA|Harzard:Hazard_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:Forward_Module " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:Forward_Module\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Forward_Module" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710933 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "Forwarding.v(9) " "Verilog HDL Event Control error at Forwarding.v(9): mixed single- and double-edge expressions are not supported" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1568925710933 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_RegWrite_In Forwarding.v(15) " "Verilog HDL Always Construct warning at Forwarding.v(15): variable \"MEM_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WriteRegister_In Forwarding.v(15) " "Verilog HDL Always Construct warning at Forwarding.v(15): variable \"MEM_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Forwarding.v(15) " "Verilog HDL Always Construct warning at Forwarding.v(15): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_RegWrite_In Forwarding.v(18) " "Verilog HDL Always Construct warning at Forwarding.v(18): variable \"MEM_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WriteRegister_In Forwarding.v(18) " "Verilog HDL Always Construct warning at Forwarding.v(18): variable \"MEM_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Forwarding.v(18) " "Verilog HDL Always Construct warning at Forwarding.v(18): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_RegWrite_In Forwarding.v(18) " "Verilog HDL Always Construct warning at Forwarding.v(18): variable \"WB_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_WriteRegister_In Forwarding.v(18) " "Verilog HDL Always Construct warning at Forwarding.v(18): variable \"WB_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_RegWrite_In Forwarding.v(24) " "Verilog HDL Always Construct warning at Forwarding.v(24): variable \"MEM_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WriteRegister_In Forwarding.v(24) " "Verilog HDL Always Construct warning at Forwarding.v(24): variable \"MEM_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Forwarding.v(24) " "Verilog HDL Always Construct warning at Forwarding.v(24): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_RegWrite_In Forwarding.v(27) " "Verilog HDL Always Construct warning at Forwarding.v(27): variable \"MEM_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_WriteRegister_In Forwarding.v(27) " "Verilog HDL Always Construct warning at Forwarding.v(27): variable \"MEM_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710934 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Forwarding.v(27) " "Verilog HDL Always Construct warning at Forwarding.v(27): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710935 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_RegWrite_In Forwarding.v(27) " "Verilog HDL Always Construct warning at Forwarding.v(27): variable \"WB_RegWrite_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710935 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_WriteRegister_In Forwarding.v(27) " "Verilog HDL Always Construct warning at Forwarding.v(27): variable \"WB_WriteRegister_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568925710935 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Forwarding:Forward_Module " "Can't elaborate user hierarchy \"Forwarding:Forward_Module\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Forward_Module" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 352 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568925710936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg " "Generated suppressed messages file /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925710981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568925711026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 19 17:41:51 2019 " "Processing ended: Thu Sep 19 17:41:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568925711026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568925711026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568925711026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925711026 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 45 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 45 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568925711232 ""}
