Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 18:25:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.326        0.000                      0                 1541        0.111        0.000                      0                 1541       54.305        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.326        0.000                      0                 1537        0.111        0.000                      0                 1537       54.305        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.519        0.000                      0                    4        0.706        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.556ns  (logic 60.609ns (58.528%)  route 42.947ns (41.472%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.738   107.230    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.326   107.556 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.454   108.011    sm/D_states_q[4]_i_4_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124   108.135 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.568   108.703    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDSE (Setup_fdse_C_D)       -0.081   116.029    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.029    
                         arrival time                        -108.703    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.380ns  (logic 60.609ns (58.628%)  route 42.771ns (41.372%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.738   107.230    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.326   107.556 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.467   108.024    sm/D_states_q[4]_i_4_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124   108.148 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   108.527    sm/D_states_d__0[4]
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDSE (Setup_fdse_C_D)       -0.067   116.043    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.043    
                         arrival time                        -108.527    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.468ns  (logic 60.609ns (58.578%)  route 42.859ns (41.422%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.015   107.507    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.326   107.833 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.658   108.491    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.615 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.615    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -108.615    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.463ns  (logic 60.609ns (58.580%)  route 42.854ns (41.420%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.015   107.507    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.326   107.833 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.653   108.486    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.610 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.610    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029   116.139    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -108.610    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.488ns  (logic 60.609ns (58.566%)  route 42.879ns (41.434%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.732   107.224    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.326   107.550 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.961   108.512    sm/D_states_q[3]_i_4_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.124   108.636 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.636    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X40Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X40Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X40Y9          FDSE (Setup_fdse_C_D)        0.031   116.216    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -108.636    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.721ns  (logic 60.487ns (58.885%)  route 42.234ns (41.115%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=20 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.248   106.543    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.693 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.267   106.959    sm/brams/override_address[0]
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.328   107.287 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581   107.868    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.464    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.464    
                         arrival time                        -107.868    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.427ns  (logic 60.609ns (58.601%)  route 42.818ns (41.399%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.732   107.224    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.326   107.550 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.900   108.450    sm/D_states_q[3]_i_4_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.124   108.574 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.574    sm/D_states_d__0[3]
    SLICE_X40Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X40Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X40Y9          FDSE (Setup_fdse_C_D)        0.029   116.214    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -108.574    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.325ns  (logic 60.609ns (58.659%)  route 42.716ns (41.341%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.015   107.507    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.326   107.833 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.515   108.348    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.472 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.472    sm/D_states_d__0[1]
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.032   116.142    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -108.472    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.320ns  (logic 60.609ns (58.662%)  route 42.711ns (41.339%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.015   107.507    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.326   107.833 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.510   108.343    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.467 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.467    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -108.467    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.372ns  (logic 60.609ns (58.632%)  route 42.763ns (41.368%))
  Logic Levels:           319  (CARRY4=288 LUT2=2 LUT3=20 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.834     7.437    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.561 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.680     8.241    sm/ram_reg_i_170_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.150     8.391 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.845     9.237    sm/ram_reg_i_148_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.328     9.565 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.552    11.116    L_reg/M_sm_ra1[0]
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.240 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.202    12.442    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.152    12.594 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.588    13.182    sm/M_alum_a[31]
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.326    13.508 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.508    alum/S[0]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.021 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.489 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.489    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.606 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.606    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.723    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.840    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.094 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.075    16.170    alum/temp_out0[31]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.367    16.537 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.537    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.087 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.201    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.315 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.885    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.042 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.900    18.942    alum/temp_out0[30]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    19.271 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.271    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.821    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.935 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.776 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.071    21.847    alum/temp_out0[29]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.176 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.726 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.954 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.954    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.068 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.068    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.182 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.182    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.296 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.296    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.410 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.410    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.524 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.524    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.681 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.904    24.585    alum/temp_out0[28]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.329    24.914 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.914    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.447 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.564 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.564    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.681 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.681    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.798 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.915 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.915    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.032 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.032    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.149 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.149    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.266 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.266    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.423 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.234    27.657    alum/temp_out0[27]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.445 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.454    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.568 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.568    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.682 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.682    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.796 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.796    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.910 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.024    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.138    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.409 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.066    30.475    alum/temp_out0[26]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.260 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    31.269    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.383    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.497    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.611    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.725 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.725    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.839 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.839    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.953 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.067 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.067    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.224 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.095    33.319    alum/temp_out0[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.648 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.648    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.181 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.181    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.298 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.307    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.541    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.775    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.892 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.892    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.009 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    36.237    alum/temp_out0[24]
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.025 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.025    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.139 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    37.148    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.262 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.376 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.376    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.490 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.490    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.604 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.604    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.718 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.832 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.832    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.989 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.923    38.912    alum/temp_out0[23]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    39.241 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.241    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.791 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.791    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.914    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.370 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.370    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.484 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.484    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.598 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.598    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.755 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.002    41.757    alum/temp_out0[22]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.557 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.674 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    42.683    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.800 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.800    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.917 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.917    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.034 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.151 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.151    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.268 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.268    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.385 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.385    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.542 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    44.421    alum/temp_out0[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.332    44.753 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.753    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.303 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.873 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.873    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.987 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.987    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.101 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.101    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.258 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.970    47.228    alum/temp_out0[20]
    SLICE_X36Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.013 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.013    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.127 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.241 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.241    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.355 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.355    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.469 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.469    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.583 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.583    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.697 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.697    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.811 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.811    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.968 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    49.992    alum/temp_out0[19]
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.777 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.777    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.891 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.347    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.461 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.461    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.732 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    52.819    alum/temp_out0[18]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.329    53.148 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.148    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.698 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.040 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.040    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.154 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.154    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.268 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.268    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.382 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.382    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.496 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.496    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.653 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.075    55.729    alum/temp_out0[17]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    56.058 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.058    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.591 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    56.600    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.717 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.717    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.834 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.834    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.951 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.068 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.185 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.302 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.302    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.419 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.419    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.576 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.393    58.969    alum/temp_out0[16]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.772 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.772    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.889    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.006    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.240 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.357 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.357    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.474 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.060    61.808    alum/temp_out0[15]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    62.140 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.140    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.690 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.804 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.804    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.918 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.918    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.032 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.032    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.146 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.146    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.260 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.260    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.374 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.374    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.488 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.488    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.645 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.638    64.283    alum/temp_out0[14]
    SLICE_X47Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.068 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.068    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.182 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.182    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.296 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.305    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.419 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.419    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.533 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.533    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.647 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.647    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.761 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.761    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.875 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.875    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.032 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.100    67.132    alum/temp_out0[13]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.461 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.461    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.994 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.994    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.111 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.111    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.228 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.228    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.345 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.345    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.579 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.588    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.705 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.705    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.822 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.822    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.979 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.123    70.102    alum/temp_out0[12]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    70.434 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.434    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.984 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.984    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.098 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.098    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.212 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.212    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.326 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.326    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.554 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.554    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.668 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.677    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.062    73.009    alum/temp_out0[11]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    73.338 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.338    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.888 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.888    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.002 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.002    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.116 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.116    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.230 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.230    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.344 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.344    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.458 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.572 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.581    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.695 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.695    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.852 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.118    75.970    alum/temp_out0[10]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.755 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.983    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.097 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.097    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.211 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.211    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.325 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.325    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.439 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.448    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.562 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.562    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.719 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.999    78.718    alum/temp_out0[9]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    79.503 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.187 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.196    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.310 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.310    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.467 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.147    81.614    alum/temp_out0[8]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.414 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.414    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.531 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.531    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.648 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.648    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.765 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.765    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.999 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.999    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.116 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.009    83.125    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.242 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.242    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.399 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.169    84.568    alum/temp_out0[7]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    84.900 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.433 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.550 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.667 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.667    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.901 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.018 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.018    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.135 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.135    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.252 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.252    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.409 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.965    87.373    alum/temp_out0[6]
    SLICE_X49Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    88.161 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.161    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.275 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.275    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.389 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.389    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.503 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.503    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.617 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.617    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.731 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.731    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.845 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.845    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.959 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.959    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.116 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.939    90.055    alum/temp_out0[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.384 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.934 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.732 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.889 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.191    93.080    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    93.409 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.409    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.959 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.959    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.073 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.073    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.187 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.187    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.301 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.301    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.415 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.415    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.529 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.643 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.643    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.757 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.757    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.914 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.961    95.874    alum/temp_out0[3]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    96.203 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.736 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.736    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.853 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.970 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.970    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.087 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.204 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.204    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.321 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.438 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.438    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.555 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.555    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.712 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.100    98.812    alum/temp_out0[2]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    99.144 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.144    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.694 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.694    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.808    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.922    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.036 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.036    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.150 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.150    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.264 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.264    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.378 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.378    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.492 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.492    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.649 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.661   101.311    alum/temp_out0[1]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329   101.640 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.190 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.190    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.304 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.304    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.418 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.418    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.532 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.532    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.646    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.760    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.874    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.988    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.145 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.888   104.033    sm/temp_out0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.362 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.362    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I0_O)      0.212   104.574 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.422   104.996    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.299   105.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.048   106.342    sm/M_alum_out[0]
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.150   106.492 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.611   107.104    sm/D_states_q[4]_i_14_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.326   107.430 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.965   108.395    sm/D_states_q[3]_i_3_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124   108.519 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.519    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X41Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X41Y10         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X41Y10         FDSE (Setup_fdse_C_D)        0.031   116.216    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -108.519    
  -------------------------------------------------------------------
                         slack                                  7.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.493%)  route 0.273ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.493%)  route 0.273ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.493%)  route 0.273ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.493%)  route 0.273ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y11         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.555     1.499    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.696    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.013    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.713    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.075     1.582    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.559     1.503    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.827     2.017    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.550     1.494    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/D_waddr_delay_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.080     1.728    sr3/D_waddr_q_reg_n_0_[0]
    SLICE_X43Y3          FDRE                                         r  sr3/D_waddr_delay_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr3/clk_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  sr3/D_waddr_delay_q_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y3          FDRE (Hold_fdre_C_D)         0.075     1.582    sr3/D_waddr_delay_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.488%)  route 0.337ns (70.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.337     1.985    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y14   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y23   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y24   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y22   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y22   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y21   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.766ns (15.054%)  route 4.322ns (84.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.319     7.984    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     8.108 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           1.304     9.412    sm/D_stage_q[3]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.536 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.699    10.235    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                105.519    

Slack (MET) :             105.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.766ns (15.054%)  route 4.322ns (84.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.319     7.984    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     8.108 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           1.304     9.412    sm/D_stage_q[3]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.536 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.699    10.235    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                105.519    

Slack (MET) :             105.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.766ns (15.054%)  route 4.322ns (84.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.319     7.984    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     8.108 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           1.304     9.412    sm/D_stage_q[3]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.536 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.699    10.235    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                105.519    

Slack (MET) :             105.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.766ns (15.054%)  route 4.322ns (84.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.319     7.984    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     8.108 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           1.304     9.412    sm/D_stage_q[3]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.536 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.699    10.235    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                105.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.205%)  route 0.691ns (78.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.449     2.095    sm/D_states_q[4]
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.140 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.382    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.205%)  route 0.691ns (78.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.449     2.095    sm/D_states_q[4]
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.140 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.382    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.205%)  route 0.691ns (78.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.449     2.095    sm/D_states_q[4]
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.140 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.382    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.205%)  route 0.691ns (78.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.449     2.095    sm/D_states_q[4]
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.140 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.382    fifo_reset_cond/AS[0]
    SLICE_X37Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.706    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.449ns  (logic 12.093ns (33.177%)  route 24.356ns (66.823%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.384    34.417    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.124    34.541 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.499    38.041    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.596 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.596    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.278ns  (logic 12.338ns (34.009%)  route 23.941ns (65.991%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.166    34.200    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.152    34.352 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.301    37.653    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.426 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.426    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.271ns  (logic 12.322ns (33.971%)  route 23.950ns (66.029%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.174    34.208    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.146    34.354 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.303    37.656    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.419 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.419    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.251ns  (logic 12.090ns (33.352%)  route 24.160ns (66.648%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.403    34.436    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.124    34.560 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.284    37.845    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.398 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.398    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.225ns  (logic 11.677ns (32.233%)  route 24.549ns (67.767%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=5 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.128     6.795    L_reg/M_sm_pac[4]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.919 f  L_reg/L_2b4578e7_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.135     8.053    L_reg/L_2b4578e7_remainder0_carry__0_i_12_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.177 r  L_reg/L_2b4578e7_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.258    L_reg/L_2b4578e7_remainder0_carry__0_i_9_n_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.154     9.412 f  L_reg/L_2b4578e7_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.803    10.215    L_reg/L_2b4578e7_remainder0_carry_i_15_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.327    10.542 r  L_reg/L_2b4578e7_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.825    11.367    L_reg/L_2b4578e7_remainder0_carry_i_8_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.491 r  L_reg/L_2b4578e7_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.567    12.058    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.443 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.443    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.777 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.512    14.289    L_reg/L_2b4578e7_remainder0[5]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.592 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.818    15.409    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.124    15.533 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.002    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.118    16.120 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.139    17.260    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.457    L_reg/i__carry_i_19_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.356    18.813 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.595    19.408    L_reg/i__carry_i_11_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.348    19.756 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.800    20.556    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.063 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.063    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.043    22.328    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__1[0]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.321    22.649 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.349    23.998    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.353    24.351 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.464    24.815    L_reg/i__carry_i_13_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.324    25.139 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.802    25.941    L_reg/i__carry_i_23_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.328    26.269 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.420    26.689    L_reg/i__carry_i_13_n_0
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.118    26.807 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.509    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.835 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.835    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.385 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.499    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.721 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.580    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.299    29.879 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.696    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.820 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.800    31.620    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124    31.744 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.550    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124    32.674 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.074    33.748    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.150    33.898 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.696    37.594    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.374 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.374    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.131ns  (logic 11.439ns (31.661%)  route 24.692ns (68.339%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=5 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.128     6.795    L_reg/M_sm_pac[4]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.919 f  L_reg/L_2b4578e7_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           1.135     8.053    L_reg/L_2b4578e7_remainder0_carry__0_i_12_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.177 r  L_reg/L_2b4578e7_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.081     9.258    L_reg/L_2b4578e7_remainder0_carry__0_i_9_n_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.154     9.412 f  L_reg/L_2b4578e7_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.803    10.215    L_reg/L_2b4578e7_remainder0_carry_i_15_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.327    10.542 r  L_reg/L_2b4578e7_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.825    11.367    L_reg/L_2b4578e7_remainder0_carry_i_8_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124    11.491 r  L_reg/L_2b4578e7_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.567    12.058    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.443 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.443    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.777 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.512    14.289    L_reg/L_2b4578e7_remainder0[5]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.592 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.818    15.409    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.124    15.533 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.002    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.118    16.120 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.139    17.260    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.457    L_reg/i__carry_i_19_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.356    18.813 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.595    19.408    L_reg/i__carry_i_11_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.348    19.756 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.800    20.556    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.063 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.063    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.043    22.328    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__1[0]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.321    22.649 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.349    23.998    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.353    24.351 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.464    24.815    L_reg/i__carry_i_13_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.324    25.139 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.802    25.941    L_reg/i__carry_i_23_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.328    26.269 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.420    26.689    L_reg/i__carry_i_13_n_0
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.118    26.807 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.509    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.835 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.835    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.385 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.499 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.499    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.721 r  aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.580    aseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.299    29.879 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.696    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.820 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.800    31.620    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124    31.744 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.550    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124    32.674 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.074    33.748    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    33.872 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.839    37.711    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.279 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.279    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.926ns  (logic 12.081ns (33.627%)  route 23.845ns (66.373%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.166    34.200    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I2_O)        0.124    34.324 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.206    37.530    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.074 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.074    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.804ns  (logic 12.320ns (34.411%)  route 23.484ns (65.589%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.384    34.417    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.153    34.570 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.627    37.197    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.952 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.952    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.772ns  (logic 11.922ns (33.329%)  route 23.849ns (66.671%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.857     7.522    L_reg/M_sm_pbc[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.152     7.674 r  L_reg/L_2b4578e7_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.659     8.333    L_reg/L_2b4578e7_remainder0_carry_i_27__0_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.659 f  L_reg/L_2b4578e7_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.124     9.784    L_reg/L_2b4578e7_remainder0_carry_i_13__0_n_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.936 f  L_reg/L_2b4578e7_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.806    10.741    L_reg/L_2b4578e7_remainder0_carry_i_19__0_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.354    11.095 r  L_reg/L_2b4578e7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.927    L_reg/L_2b4578e7_remainder0_carry_i_10__0_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.326    12.253 r  L_reg/L_2b4578e7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.253    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.831 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/O[2]
                         net (fo=1, routed)           0.934    13.765    L_reg/L_2b4578e7_remainder0_1[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.325    14.090 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.905    14.995    L_reg/i__carry_i_13__2_n_0
    SLICE_X56Y13         LUT2 (Prop_lut2_I0_O)        0.328    15.323 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.795    16.119    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.243 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.235    17.478    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.146    17.624 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.469    L_reg/i__carry_i_19__1_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    18.825 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.825    19.650    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.798    20.796    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.303 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.303    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.417 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.417    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.656 f  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.632    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.302    22.934 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.368    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.492 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.848    24.340    L_reg/i__carry_i_14__0_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I0_O)        0.152    24.492 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.176    24.668    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.326    24.994 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.278    26.272    L_reg/i__carry_i_14__0_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.396 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.692    27.088    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.148    27.236 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.036    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.328    28.364 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.364    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.914 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.914    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.028 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.028    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.142 r  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.142    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.364 f  bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.185    bseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.299    30.484 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    31.375    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.499 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.566    32.064    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124    32.188 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    32.995    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.119 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.449    34.568    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.153    34.721 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.496    37.217    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.918 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.918    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.730ns  (logic 12.088ns (33.831%)  route 23.642ns (66.169%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.536     7.161    L_reg/M_sm_timer[9]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.298     7.459 r  L_reg/L_2b4578e7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.130    L_reg/L_2b4578e7_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.254 f  L_reg/L_2b4578e7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.262     9.515    L_reg/L_2b4578e7_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.667 f  L_reg/L_2b4578e7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.351    L_reg/L_2b4578e7_remainder0_carry_i_20__1_n_0
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.374    10.725 r  L_reg/L_2b4578e7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.812    11.537    L_reg/L_2b4578e7_remainder0_carry_i_10__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.328    11.865 r  L_reg/L_2b4578e7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.398 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.398    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.617 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.014    13.632    L_reg/L_2b4578e7_remainder0_3[4]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.321    13.953 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.851    14.803    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.131 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.601    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.118    15.719 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.169    16.888    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.352    17.240 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.088    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.354    18.442 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.537    19.978    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.332    20.310 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    20.878    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.385 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.385    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.499 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.499    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.812 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    22.847    L_reg/L_2b4578e7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.306    23.153 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.582    23.736    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.860 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.870    24.729    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124    24.853 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.705    L_reg/i__carry_i_13__3_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.857 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.799    26.655    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.981 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.013    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.154    28.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.594    28.761    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    29.088 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.088    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.638 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.638    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.752 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.752    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.065 r  timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    30.946    timerseg_driver/decimal_renderer/L_2b4578e7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.306    31.252 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.658 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.442    32.101    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.124    32.225 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.910    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.174    34.208    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.124    34.332 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.995    37.326    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.877 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.877    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.409ns (61.925%)  route 0.867ns (38.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X43Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.867     2.514    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.783 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.783    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.420ns (61.544%)  route 0.887ns (38.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.887     2.535    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.814 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.814    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.408ns (60.974%)  route 0.901ns (39.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.901     2.550    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.817 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.817    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.407ns (59.845%)  route 0.944ns (40.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.944     2.592    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.858 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.858    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.407ns (58.131%)  route 1.014ns (41.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.014     2.661    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.928 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.928    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.373ns (56.617%)  route 1.052ns (43.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.052     2.724    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.933 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.933    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.383ns (57.665%)  route 1.015ns (42.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.015     2.695    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.937 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.937    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.373ns (57.093%)  route 1.032ns (42.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          1.032     2.711    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.943 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.943    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.431ns (58.841%)  route 1.001ns (41.159%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.405     2.081    bseg_driver/ctr/S[1]
    SLICE_X64Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.126 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.722    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.966 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.966    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.433ns (58.810%)  route 1.004ns (41.190%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.405     2.081    bseg_driver/ctr/S[1]
    SLICE_X64Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.126 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.724    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.972 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.972    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.643ns (30.001%)  route 3.833ns (69.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.791     4.310    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.043     5.476    reset_cond/M_reset_cond_in
    SLICE_X58Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.643ns (30.001%)  route 3.833ns (69.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.791     4.310    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.043     5.476    reset_cond/M_reset_cond_in
    SLICE_X58Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.643ns (30.810%)  route 3.689ns (69.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.791     4.310    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.899     5.332    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.017ns  (logic 1.643ns (32.744%)  route 3.374ns (67.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.791     4.310    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.584     5.017    reset_cond/M_reset_cond_in
    SLICE_X51Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.640ns (38.921%)  route 2.574ns (61.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.574     4.090    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.214 r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.214    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.440     4.845    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.641ns (40.996%)  route 2.362ns (59.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.362     3.880    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.004 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.004    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.653ns (42.374%)  route 2.248ns (57.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.248     3.777    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.901 r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.901    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.439     4.844    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 1.639ns (43.356%)  route 2.141ns (56.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.141     3.655    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.779 r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.779    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.430     4.835    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.624ns (43.205%)  route 2.135ns (56.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.135     3.635    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.759 r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.759    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.433     4.838    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.658ns (46.285%)  route 1.925ns (53.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.925     3.459    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.583 r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.583    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.436     4.841    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.319ns (26.989%)  route 0.863ns (73.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.863     1.136    forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.181 r  forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.181    forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.820     2.010    forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.347ns (29.273%)  route 0.838ns (70.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.838     1.139    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.184 r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.184    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.013    forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_1434147973[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.313ns (25.251%)  route 0.926ns (74.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.926     1.194    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.239 r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.239    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.820     2.010    forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1434147973[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.327ns (24.818%)  route 0.991ns (75.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.991     1.273    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.318    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_478610488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.341ns (25.680%)  route 0.988ns (74.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.988     1.284    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.329 r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.329    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.826     2.016    forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1434147973[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.330ns (23.779%)  route 1.057ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.342    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.387 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.387    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.329ns (21.944%)  route 1.169ns (78.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.169     1.452    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.497 r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.497    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.827     2.017    forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_478610488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.331ns (18.710%)  route 1.439ns (81.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.220     1.506    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.551 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.220     1.771    reset_cond/M_reset_cond_in
    SLICE_X51Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.331ns (17.322%)  route 1.581ns (82.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.220     1.506    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.551 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.362     1.913    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.331ns (16.333%)  route 1.697ns (83.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.220     1.506    reset_cond/butt_reset_IBUF
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.551 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.478     2.029    reset_cond/M_reset_cond_in
    SLICE_X58Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





