INFO-FLOW: Workspace C:/Users/edan/Desktop/serialization/serialization_HLS/solution1 opened at Sun Nov 13 23:03:13 +0800 2022
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.988 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.104 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.16 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.186 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.301 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
Execute     set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.cpp.clang.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.cpp.clang.err.log 
Command       ap_eval done; 0.134 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dut -name=dut 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.445 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.421 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.594 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.374 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.74 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.821 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.381 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.508 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.411 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top.g.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.261 sec.
Execute       run_link_or_opt -opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.853 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.856 sec.
Execute       run_link_or_opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.248 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_21' (top.cpp:245:25) in function 'dut' completely with a factor of 8 (top.cpp:4:0)
INFO: [HLS 214-115] Multiple burst writes of length 1000 and bit width 8 in loop 'VITIS_LOOP_177_14'(top.cpp:177:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:177:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_231_20'(top.cpp:231:25) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:231:25)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:247:30)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:249:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.814 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.411 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.411 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (top.cpp:42) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_4' (top.cpp:64) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_6' (top.cpp:89) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_8' (top.cpp:113) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_10' (top.cpp:133) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_12' (top.cpp:154) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_13' (top.cpp:164) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_14' (top.cpp:177) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_16' (top.cpp:193) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_17' (top.cpp:204) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_231_20' (top.cpp:22) in function 'dut' automatically.
Command         transform done; 0.215 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:68:32) to (top.cpp:64:21) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:93:32) to (top.cpp:89:21) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:113:40) to (top.cpp:113:22) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:133:41) to (top.cpp:133:23) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:154:41) to (top.cpp:154:23) in function 'dut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:193:41) to (top.cpp:193:23) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:22:15) to (top.cpp:231:25) in function 'dut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:226:11) to (top.cpp:230:9) in function 'dut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:4:16) to (top.cpp:31:6) in function 'dut'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:211:7) to (top.cpp:223:22) in function 'dut'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.411 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_1' (top.cpp:24:15) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_3' (top.cpp:63:37) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_5' (top.cpp:88:37) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_7' (top.cpp:112:38) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_9' (top.cpp:132:38) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_11' (top.cpp:153:39) in function 'dut'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_15' (top.cpp:192:39) in function 'dut'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_19' (top.cpp:226:11) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_223_18' (top.cpp:223:39) in function 'dut' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'var_string_length' (top.cpp:47:31)
INFO: [HLS 200-472] Inferring partial write operation for 'skip_row_arr' (top.cpp:48:26)
Command         transform done; 0.311 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.411 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.734 sec.
Command     elaborate done; 8.468 sec.
Execute     ap_eval exec zip -j C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute       ap_set_top_model dut 
Execute       get_model_list dut -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dut 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_231_20 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_204_17 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_177_14 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_164_13 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_40_2 
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_40_2 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_40_2 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_40_2 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_164_13 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_164_13 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_164_13 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_177_14 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_177_14 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_177_14 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_204_17 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_204_17 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_204_17 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_231_20 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_231_20 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_231_20 
INFO-FLOW: Configuring Module : dut ...
Execute       set_default_model dut 
Execute       apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_40_2 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_40_2 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_40_2 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_40_2 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_164_13 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_164_13 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_164_13 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_164_13 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_177_14 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_177_14 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_177_14 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_177_14 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_204_17 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_204_17 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_204_17 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_204_17 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_231_20 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_231_20 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_231_20 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_231_20 
INFO-FLOW: Preprocessing Module: dut ...
Execute       set_default_model dut 
Execute       cdfg_preprocess -model dut 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_40_2 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_40_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', top.cpp:40)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 19, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_40_2.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_40_2 
Execute       bind -model dut_Pipeline_VITIS_LOOP_40_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_40_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3_VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_63_3_VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       bind -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5_VITIS_LOOP_89_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_88_5_VITIS_LOOP_89_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       bind -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_7_VITIS_LOOP_113_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_112_7_VITIS_LOOP_113_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       bind -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_9_VITIS_LOOP_133_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_132_9_VITIS_LOOP_133_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       bind -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_11_VITIS_LOOP_154_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_153_11_VITIS_LOOP_154_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       bind -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_164_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_164_13 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_164_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_164_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_164_13.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_164_13 
Execute       bind -model dut_Pipeline_VITIS_LOOP_164_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_164_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_177_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_177_14 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_177_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_177_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_177_14.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_177_14 
Execute       bind -model dut_Pipeline_VITIS_LOOP_177_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_177_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_15_VITIS_LOOP_193_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_192_15_VITIS_LOOP_193_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       bind -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_204_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_204_17 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_204_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_204_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_204_17.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_204_17 
Execute       bind -model dut_Pipeline_VITIS_LOOP_204_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_204_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_231_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_231_20 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_231_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_231_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_231_20.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_231_20 
Execute       bind -model dut_Pipeline_VITIS_LOOP_231_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_231_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut 
Execute       schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.174 sec.
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute       set_default_model dut 
Execute       bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.223 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.411 GB.
Execute       syn_report -verbosereport -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.378 sec.
Execute       db_write -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_40_2 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_164_13 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_177_14 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_204_17 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_231_20 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_40_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_40_2 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_40_2 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_40_2 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_40_2 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_40_2 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_40_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_40_2 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_40_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_40_2 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_40_2 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_40_2 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_40_2 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_63_3_VITIS_LOOP_64_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6' pipeline 'VITIS_LOOP_88_5_VITIS_LOOP_89_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' pipeline 'VITIS_LOOP_112_7_VITIS_LOOP_113_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10' pipeline 'VITIS_LOOP_132_9_VITIS_LOOP_133_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12' pipeline 'VITIS_LOOP_153_11_VITIS_LOOP_154_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_164_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_164_13 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_164_13' pipeline 'VITIS_LOOP_164_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_164_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_164_13 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_164_13 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_164_13 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_164_13 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_164_13 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_164_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_164_13 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_164_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_164_13 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_164_13 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_164_13 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_164_13 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_177_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_177_14 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_177_14' pipeline 'VITIS_LOOP_177_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_177_14/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_177_14'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_177_14 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_177_14 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_177_14 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_177_14 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_177_14 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_177_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_177_14 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_177_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_177_14 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_177_14 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_177_14 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_177_14 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16' pipeline 'VITIS_LOOP_192_15_VITIS_LOOP_193_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_204_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_204_17 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_204_17' pipeline 'VITIS_LOOP_204_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_204_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_204_17 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_204_17 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_204_17 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_204_17 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_204_17 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_204_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_204_17 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_204_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_204_17 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_204_17 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_204_17 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_204_17 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_231_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_231_20 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_231_20' pipeline 'VITIS_LOOP_231_20' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut_Pipeline_VITIS_LOOP_231_20/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_231_20'.
Command       create_rtl_model done; 0.183 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_231_20 -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_231_20 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_231_20 -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_231_20 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_231_20 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_231_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_231_20 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_Pipeline_VITIS_LOOP_231_20_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_231_20 -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_231_20 -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.adb 
Execute       db_write -model dut_Pipeline_VITIS_LOOP_231_20 -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_231_20 -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut -istop -style xilinx -f -lang vhdl -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/vhdl/dut 
Execute       gen_rtl dut -istop -style xilinx -f -lang vlog -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/verilog/dut 
Execute       syn_report -csynth -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/dut_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.412 sec.
Execute       db_write -model dut -f -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.adb 
Execute       db_write -model dut -bindview -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut -p C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut 
Execute       export_constraint_db -f -tool general -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.constraint.tcl 
Execute       syn_report -designview -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.design.xml 
Command       syn_report done; 0.343 sec.
Execute       syn_report -csynthDesign -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dut -o C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dut 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_40_2] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_164_13] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_177_14] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_204_17] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_231_20] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut] ... 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_mul_32s_5ns_32_2_1.
INFO-FLOW: Append model dut_mul_32s_5ns_32_2_1
INFO-FLOW: Found component dut_var_string_length_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_var_string_length_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_gmem_m_axi.
INFO-FLOW: Append model dut_gmem_m_axi
INFO-FLOW: Found component dut_control_s_axi.
INFO-FLOW: Append model dut_control_s_axi
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_40_2
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_164_13
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_177_14
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_204_17
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_231_20
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_mul_32s_5ns_32_2_1 dut_var_string_length_RAM_AUTO_1R1W dut_gmem_m_axi dut_control_s_axi dut_Pipeline_VITIS_LOOP_40_2 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 dut_Pipeline_VITIS_LOOP_164_13 dut_Pipeline_VITIS_LOOP_177_14 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 dut_Pipeline_VITIS_LOOP_204_17 dut_Pipeline_VITIS_LOOP_231_20 dut
INFO-FLOW: Generating C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mul_32s_5ns_32_2_1
INFO-FLOW: To file: write model dut_var_string_length_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_gmem_m_axi
INFO-FLOW: To file: write model dut_control_s_axi
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_40_2
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_164_13
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_177_14
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_204_17
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_231_20
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32s_5ns_32_2_1
dut_var_string_length_RAM_AUTO_1R1W
dut_gmem_m_axi
dut_control_s_axi
dut_Pipeline_VITIS_LOOP_40_2
dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
dut_Pipeline_VITIS_LOOP_164_13
dut_Pipeline_VITIS_LOOP_177_14
dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
dut_Pipeline_VITIS_LOOP_204_17
dut_Pipeline_VITIS_LOOP_231_20
dut
' expOnly='0'
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.compgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_var_string_length_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.537 seconds; current allocated memory: 1.411 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_32s_5ns_32_2_1
dut_var_string_length_RAM_AUTO_1R1W
dut_gmem_m_axi
dut_control_s_axi
dut_Pipeline_VITIS_LOOP_40_2
dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
dut_Pipeline_VITIS_LOOP_164_13
dut_Pipeline_VITIS_LOOP_177_14
dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
dut_Pipeline_VITIS_LOOP_204_17
dut_Pipeline_VITIS_LOOP_231_20
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_40_2.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_164_13.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_177_14.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_204_17.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_231_20.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dut LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE dut LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dut MODULE2INSTS {dut dut dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419 dut_Pipeline_VITIS_LOOP_40_2 grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482 dut_Pipeline_VITIS_LOOP_164_13 grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492 dut_Pipeline_VITIS_LOOP_177_14 grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512 dut_Pipeline_VITIS_LOOP_204_17 grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522 dut_Pipeline_VITIS_LOOP_231_20 grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531} INST2MODULE {dut dut grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419 dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431 dut_Pipeline_VITIS_LOOP_40_2 grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443 dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456 dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469 dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482 dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492 dut_Pipeline_VITIS_LOOP_164_13 grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501 dut_Pipeline_VITIS_LOOP_177_14 grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512 dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522 dut_Pipeline_VITIS_LOOP_204_17 grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531 dut_Pipeline_VITIS_LOOP_231_20} INSTDATA {dut {DEPTH 1 CHILDREN {grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419 grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431 grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443 grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456 grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469 grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482 grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492 grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501 grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512 grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522 grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531}} grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531 {DEPTH 2 CHILDREN {}}} MODULEDATA {dut_Pipeline_VITIS_LOOP_40_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_157_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_167_p2 SOURCE top.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME skip_row_2_fu_187_p2 SOURCE top.cpp:45 VARIABLE skip_row_2 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_196_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_length_1_fu_232_p2 SOURCE top.cpp:43 VARIABLE total_length_1 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_10_fu_207_p2 SOURCE top.cpp:44 VARIABLE src_counter_10 LOOP VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_238_p2 SOURCE top.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_327_p2 SOURCE top.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_337_p2 SOURCE top.cpp:66 VARIABLE add_ln66_1 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_3_fu_367_p2 SOURCE top.cpp:66 VARIABLE add_ln66_3 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_6_fu_384_p2 SOURCE top.cpp:72 VARIABLE src_counter_6 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_8_fu_396_p2 SOURCE top.cpp:74 VARIABLE src_counter_8 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_4_fu_401_p2 SOURCE top.cpp:79 VARIABLE dst_counter_4 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_4_fu_281_p2 SOURCE top.cpp:80 VARIABLE counter_4 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_295_p2 SOURCE top.cpp:64 VARIABLE j_2 LOOP VITIS_LOOP_63_3_VITIS_LOOP_64_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_246_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_391_p2 SOURCE top.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_401_p2 SOURCE top.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_332_p2 SOURCE top.cpp:91 VARIABLE add_ln91_2 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_3_fu_342_p2 SOURCE top.cpp:91 VARIABLE add_ln91_3 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_2_fu_356_p2 SOURCE top.cpp:97 VARIABLE src_counter_2 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_4_fu_368_p2 SOURCE top.cpp:99 VARIABLE src_counter_4 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_2_fu_415_p2 SOURCE top.cpp:104 VARIABLE dst_counter_2 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_2_fu_289_p2 SOURCE top.cpp:105 VARIABLE counter_2 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_303_p2 SOURCE top.cpp:89 VARIABLE j_1 LOOP VITIS_LOOP_88_5_VITIS_LOOP_89_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_234_p2 SOURCE top.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_336_p2 SOURCE top.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_347_p2 SOURCE top.cpp:114 VARIABLE add_ln114_2 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_357_p2 SOURCE top.cpp:114 VARIABLE add_ln114_3 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_18_fu_368_p2 SOURCE top.cpp:117 VARIABLE src_counter_18 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_20_fu_380_p2 SOURCE top.cpp:119 VARIABLE src_counter_20 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_13_fu_385_p2 SOURCE top.cpp:124 VARIABLE dst_counter_13 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_13_fu_271_p2 SOURCE top.cpp:125 VARIABLE counter_13 LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_285_p2 SOURCE top.cpp:113 VARIABLE j LOOP VITIS_LOOP_112_7_VITIS_LOOP_113_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_234_p2 SOURCE top.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_336_p2 SOURCE top.cpp:134 VARIABLE add_ln134_1 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_347_p2 SOURCE top.cpp:134 VARIABLE add_ln134_2 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_3_fu_357_p2 SOURCE top.cpp:134 VARIABLE add_ln134_3 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_14_fu_368_p2 SOURCE top.cpp:137 VARIABLE src_counter_14 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_16_fu_380_p2 SOURCE top.cpp:139 VARIABLE src_counter_16 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_12_fu_385_p2 SOURCE top.cpp:144 VARIABLE dst_counter_12 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_11_fu_271_p2 SOURCE top.cpp:145 VARIABLE counter_11 LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_285_p2 SOURCE top.cpp:133 VARIABLE j LOOP VITIS_LOOP_132_9_VITIS_LOOP_133_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_171_p2 SOURCE top.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_223_p2 SOURCE top.cpp:153 VARIABLE add_ln153_1 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_279_p2 SOURCE top.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_289_p2 SOURCE top.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_10_fu_305_p2 SOURCE top.cpp:157 VARIABLE dst_counter_10 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_311_p2 SOURCE top.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_198_p2 SOURCE top.cpp:154 VARIABLE j_8 LOOP VITIS_LOOP_153_11_VITIS_LOOP_154_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_164_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_131_p2 SOURCE top.cpp:164 VARIABLE j_7 LOOP VITIS_LOOP_164_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_144_p2 SOURCE top.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_164_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_154_p2 SOURCE top.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_164_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_171_p2 SOURCE top.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_164_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_177_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_164_p2 SOURCE top.cpp:186 VARIABLE add_ln186 LOOP VITIS_LOOP_177_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_188_p2 SOURCE top.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_177_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_1_fu_198_p2 SOURCE top.cpp:178 VARIABLE add_ln178_1 LOOP VITIS_LOOP_177_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_197_p2 SOURCE top.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_324_p2 SOURCE top.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_279_p2 SOURCE top.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_289_p2 SOURCE top.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_7_fu_300_p2 SOURCE top.cpp:196 VARIABLE dst_counter_7 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME position_2_fu_377_p2 SOURCE top.cpp:198 VARIABLE position_2 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_7_fu_238_p2 SOURCE top.cpp:200 VARIABLE counter_7 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_252_p2 SOURCE top.cpp:193 VARIABLE j_5 LOOP VITIS_LOOP_192_15_VITIS_LOOP_193_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_204_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_131_p2 SOURCE top.cpp:204 VARIABLE j_4 LOOP VITIS_LOOP_204_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_144_p2 SOURCE top.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_204_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_154_p2 SOURCE top.cpp:205 VARIABLE add_ln205_1 LOOP VITIS_LOOP_204_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_171_p2 SOURCE top.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_204_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_231_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_134_p2 SOURCE top.cpp:231 VARIABLE k_2 LOOP VITIS_LOOP_231_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_164_p2 SOURCE top.cpp:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_231_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_fu_182_p2 SOURCE top.cpp:236 VARIABLE counter LOOP VITIS_LOOP_231_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_fu_188_p2 SOURCE top.cpp:237 VARIABLE src_counter LOOP VITIS_LOOP_231_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_string_length_U SOURCE top.cpp:14 VARIABLE var_string_length LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME skip_row_arr_U SOURCE top.cpp:15 VARIABLE skip_row_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_650_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_32s_5ns_32_2_1_U75 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_21_fu_705_p2 SOURCE top.cpp:50 VARIABLE src_counter_21 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_772_p2 SOURCE top.cpp:177 VARIABLE add_ln177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_799_p2 SOURCE top.cpp:177 VARIABLE add_ln177_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_845_p2 SOURCE top.cpp:223 VARIABLE i_2 LOOP VITIS_LOOP_223_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_854_p2 SOURCE top.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_9_fu_866_p2 SOURCE top.cpp:225 VARIABLE j_9 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_918_p2 SOURCE top.cpp:247 VARIABLE add_ln247 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_1_fu_928_p2 SOURCE top.cpp:247 VARIABLE add_ln247_1 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_2_fu_943_p2 SOURCE top.cpp:247 VARIABLE add_ln247_2 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_total_num_3_fu_975_p2 SOURCE top.cpp:249 VARIABLE current_total_num_3 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_counter_15_fu_980_p2 SOURCE top.cpp:250 VARIABLE dst_counter_15 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME src_counter_23_fu_986_p2 SOURCE top.cpp:251 VARIABLE src_counter_23 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub387_fu_954_p2 SOURCE top.cpp:226 VARIABLE sub387 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_970_p2 SOURCE top.cpp:231 VARIABLE add_ln231 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_1016_p2 SOURCE top.cpp:231 VARIABLE add_ln231_1 LOOP VITIS_LOOP_225_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.411 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute       syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.00 MHz
Command     autosyn done; 8.899 sec.
Command   csynth_design done; 17.421 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 17.421 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.997 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/edan/Desktop/serialization/serialization_HLS/solution1 opened at Sun Nov 13 23:06:03 +0800 2022
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.834 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.975 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.998 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.175 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
Execute     set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/test.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.433 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/top.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.911 sec.
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.234 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 66.251 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 72.781 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 72.781 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 75.027 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/edan/Desktop/serialization/serialization_HLS/solution1 opened at Sun Nov 13 23:11:28 +0800 2022
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.017 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.197 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.223 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
Execute     set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 0.411 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 2.915 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/edan/Desktop/serialization/serialization_HLS/solution1 opened at Sun Nov 13 23:11:53 +0800 2022
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.001 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.15 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.168 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
Execute     set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/test.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.429 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/top.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.052 sec.
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.235 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 124.078 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 130.937 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 130.937 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 133.328 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/edan/Desktop/serialization/serialization_HLS/solution1 opened at Sun Nov 13 23:19:11 +0800 2022
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.986 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.115 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.132 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
Execute     set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/test.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.399 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/edan/Desktop/serialization/top.cpp C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.987 sec.
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.236 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 171.619 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 178.223 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 178.223 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 180.559 sec.
Execute cleanup_all 
