
---------- Begin Simulation Statistics ----------
final_tick                                  448774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103111                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866008                       # Number of bytes of host memory used
host_op_rate                                   103519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.70                       # Real time elapsed on the host
host_tick_rate                               46272602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1003978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000449                       # Number of seconds simulated
sim_ticks                                   448774000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.050887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  134522                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               135811                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1218                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            138776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              160                       # Number of indirect misses.
system.cpu.branchPred.lookups                  140870                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     546                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    387753                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   387529                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               879                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     117621                       # Number of branches committed
system.cpu.commit.bw_lim_events                 91718                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           66137                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000203                       # Number of instructions committed
system.cpu.commit.committedOps                1004181                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       828089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.212649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.585880                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       622031     75.12%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48867      5.90%     81.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17619      2.13%     83.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16118      1.95%     85.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25892      3.13%     88.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2224      0.27%     88.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2050      0.25%     88.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1570      0.19%     88.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        91718     11.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       828089                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  280                       # Number of function calls committed.
system.cpu.commit.int_insts                    888121                       # Number of committed integer instructions.
system.cpu.commit.loads                        355397                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           531746     52.95%     52.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           16      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          355397     35.39%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         116855     11.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1004181                       # Class of committed instruction
system.cpu.commit.refs                         472252                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       465                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1003978                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.897549                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.897549                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                627628                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   357                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               130366                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1083349                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    42396                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    129471                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1324                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1171                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 36120                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      140870                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7030                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        803656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   770                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1102459                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.156950                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              31552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135074                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.228300                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             836939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.324614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.582216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   607891     72.63%     72.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      662      0.08%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89033     10.64%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      639      0.08%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43994      5.26%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      523      0.06%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1898      0.23%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      395      0.05%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    91904     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               836939                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         2640                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          110                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         2842                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          1929                       # number of prefetches that crossed the page
system.cpu.idleCycles                           60610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1154                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   131672                       # Number of branches executed
system.cpu.iew.exec_nop                           230                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.203063                       # Inst execution rate
system.cpu.iew.exec_refs                       503089                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     130080                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13366                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                359841                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                108                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               131615                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1071887                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                373009                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1189                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1079808                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 47079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1324                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47152                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         20888                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              115                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          127                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4426                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14755                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          720                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            434                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1232462                       # num instructions consuming a value
system.cpu.iew.wb_count                       1052221                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617531                       # average fanout of values written-back
system.cpu.iew.wb_producers                    761084                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.172327                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1064502                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1485170                       # number of integer regfile reads
system.cpu.int_regfile_writes                  804094                       # number of integer regfile writes
system.cpu.ipc                               1.114145                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.114145                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                577086     53.38%     53.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  11      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              16      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     53.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 11      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373412     34.54%     87.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              130300     12.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1081003                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18692                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017291                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     164      0.88%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   14      0.07%      0.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    21      0.11%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16873     90.27%     91.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1616      8.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1098961                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3016358                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1051691                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1138103                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1071549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1081003                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           67633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        72420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        836939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.291615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.241547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              580393     69.35%     69.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35846      4.28%     73.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13114      1.57%     75.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47539      5.68%     80.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               48809      5.83%     86.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               44041      5.26%     91.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26653      3.18%     95.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               23399      2.80%     97.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17145      2.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          836939                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.204394                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    728                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1452                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          530                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1219                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               136                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              704                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               359841                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131615                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1015779                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                           897549                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   60850                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118217                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    59564                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 196676                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2025358                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1074315                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1201454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    147843                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 353380                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1324                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                559391                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    83175                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1482364                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7967                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                246                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    145600                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              954                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1801203                       # The number of ROB reads
system.cpu.rob.rob_writes                     2149546                       # The number of ROB writes
system.cpu.timesIdled                             846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      613                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     187                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2173                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               148                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2173                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24580                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26901                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28740500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12263250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1809                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24580                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        88968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       235648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2367040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31875                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31874    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31875                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           61220833                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20416997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2809500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          589                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4970                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 582                       # number of overall hits
system.l2.overall_hits::.cpu.data                3799                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          589                       # number of overall hits
system.l2.overall_hits::total                    4970                       # number of overall hits
system.l2.demand_misses::.cpu.inst                702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1619                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2321                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               702                       # number of overall misses
system.l2.overall_misses::.cpu.data              1619                       # number of overall misses
system.l2.overall_misses::total                  2321                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    122754500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178282500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55528000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    122754500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178282500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          589                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7291                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          589                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7291                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.546729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.298819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.546729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.298819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79099.715100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75821.185917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76812.796209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79099.715100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75821.185917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76812.796209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    106564001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155072001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    106564001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155072001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.546729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.298819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.546729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.298819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318338                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69099.715100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65820.877702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66812.581215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69099.715100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65820.877702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66812.581215                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1808                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1808                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1808                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1808                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 148                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12370000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12370000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83581.081081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83581.081081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10889501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10889501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.037726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73577.709459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73577.709459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.546729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.374800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79099.715100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79099.715100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.546729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.374800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69099.715100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69099.715100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    110384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    110384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75040.448674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75040.448674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     95674500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95674500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65040.448674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65040.448674                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    475895500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    475895500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19361.086249                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19361.086249                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16867.276293                       # Cycle average of tags in use
system.l2.tags.total_refs                       38072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.415263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   15673.523638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       661.829155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       531.923501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.016233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.514748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.820831                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    528117                       # Number of tag accesses
system.l2.tags.data_accesses                   528117                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2321                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         100112752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         230886816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330999568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    100112752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100112752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        100112752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        230886816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            330999568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16505000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                60023750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7111.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25861.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1993                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    451.926380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.897788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.876247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     23.31%     23.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           78     23.93%     47.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      7.06%     54.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      5.21%     59.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      7.98%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.37%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.23%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.84%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           85     26.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          326                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 148544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       331.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    331.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     448651500                       # Total gap between requests
system.mem_ctrls.avgGap                     193300.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 100112751.629996389151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 230886816.081145524979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19601000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40422750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27921.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24967.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10181640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         87007080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         99060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          233273850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.802506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    256292500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    177661500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1042440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               546480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6390300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         58676370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122917920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          224607990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.492430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    318831500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    115122500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5416                       # number of overall hits
system.cpu.icache.overall_hits::total            5416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1613                       # number of overall misses
system.cpu.icache.overall_misses::total          1613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77272498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77272498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77272498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77272498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.229478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.229478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.229478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.229478                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47906.074396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47906.074396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47906.074396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47906.074396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          863                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.962963                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               277                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1809                       # number of writebacks
system.cpu.icache.writebacks::total              1809                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          329                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64158998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64158998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64158998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      7058023                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71217021                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.182672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.182672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.182672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.266467                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49968.066978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49968.066978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49968.066978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11983.061121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38022.969034                       # average overall mshr miss latency
system.cpu.icache.replacements                   1809                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77272498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77272498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.229478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.229478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47906.074396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47906.074396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64158998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64158998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.182672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.182672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49968.066978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49968.066978                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          589                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          589                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      7058023                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      7058023                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11983.061121                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11983.061121                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.566760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7289                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.891618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    40.043607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    23.523153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.625681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.367549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15931                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       404488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           404488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       404496                       # number of overall hits
system.cpu.dcache.overall_hits::total          404496                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70867                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70869                       # number of overall misses
system.cpu.dcache.overall_misses::total         70869                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2039851239                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2039851239                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2039851239                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2039851239                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       475355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       475355                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       475365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       475365                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.149082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.149083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149083                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28784.218875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28784.218875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28783.406553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28783.406553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       378416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.547083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.066667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27886                       # number of writebacks
system.cpu.dcache.writebacks::total             27886                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40871                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29998                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    956217782                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    956217782                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    956402282                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    956402282                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31878.176490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31878.176490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31882.201547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31882.201547                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       346089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          346089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    917080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    917080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       358558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       358558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73548.801027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73548.801027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    112711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    112711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75493.302076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75493.302076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33821                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33821                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    314259201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    314259201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.366743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.366743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data  9291.836463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9291.836463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29895                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29895                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59571244                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59571244                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15173.521141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15173.521141                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    808512038                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    808512038                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32897.100460                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32897.100460                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    783935038                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    783935038                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31897.100460                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31897.100460                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        38000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        38000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.014706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.014706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           922.521615                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              434618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.488716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   922.521615                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.900900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.900900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          801                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            980979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           980979                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    448774000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    448774000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
