

================================================================
== Synthesis Summary Report of 'GAT_compute_one_graph'
================================================================
+ General Information: 
    * Date:           Mon Dec 20 19:06:37 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        project_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |                                         Modules                                        |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |          |             |             |     |
    |                                         & Loops                                        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |+ GAT_compute_one_graph                                                                 |  Timing|  -0.00|   132582|  5.303e+05|         -|   132583|     -|        no|  728 (18%)|  632 (7%)|   65421 (2%)|  111119 (8%)|    -|
    | + grp_load_weights_first_layer_fu_4148                                                 |  Timing|  -0.00|     8399|  3.360e+04|         -|     8399|     -|        no|          -|         -|   3578 (~0%)|   2389 (~0%)|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2_fu_404      |  Timing|  -0.00|       67|    268.000|         -|       67|     -|        no|          -|         -|     49 (~0%)|    134 (~0%)|    -|
    |   o VITIS_LOOP_315_1_VITIS_LOOP_316_2                                                  |       -|   2.92|       65|    260.000|         3|        1|    64|       yes|          -|         -|            -|            -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4_fu_443      |  Timing|  -0.00|       67|    268.000|         -|       67|     -|        no|          -|         -|     49 (~0%)|    134 (~0%)|    -|
    |   o VITIS_LOOP_321_3_VITIS_LOOP_322_4                                                  |       -|   2.92|       65|    260.000|         3|        1|    64|       yes|          -|         -|            -|            -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6_fu_482      |  Timing|  -0.00|     4122|  1.649e+04|         -|     4122|     -|        no|          -|         -|   1665 (~0%)|    820 (~0%)|    -|
    |   o VITIS_LOOP_327_5_VITIS_LOOP_328_6                                                  |       -|   2.92|     4120|  1.648e+04|        26|        1|  4096|       yes|          -|         -|            -|            -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8_fu_618      |  Timing|  -0.00|     4122|  1.649e+04|         -|     4122|     -|        no|          -|         -|   1665 (~0%)|    820 (~0%)|    -|
    |   o VITIS_LOOP_337_7_VITIS_LOOP_338_8                                                  |       -|   2.92|     4120|  1.648e+04|        26|        1|  4096|       yes|          -|         -|            -|            -|    -|
    | + grp_load_weights_one_layer_fu_4478                                                   |  Timing|  -0.00|     8760|  3.504e+04|         -|     8760|     -|        no|          -|         -|    714 (~0%)|   1206 (~0%)|    -|
    |  + grp_load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6_fu_930        |  Timing|  -0.00|     4099|  1.640e+04|         -|     4099|     -|        no|          -|         -|     76 (~0%)|    170 (~0%)|    -|
    |   o VITIS_LOOP_365_5_VITIS_LOOP_366_6                                                  |       -|   2.92|     4097|  1.639e+04|         3|        1|  4096|       yes|          -|         -|            -|            -|    -|
    |  + grp_load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8_fu_1066       |  Timing|  -0.00|     4099|  1.640e+04|         -|     4099|     -|        no|          -|         -|     76 (~0%)|    170 (~0%)|    -|
    |   o VITIS_LOOP_371_7_VITIS_LOOP_372_8                                                  |       -|   2.92|     4097|  1.639e+04|         3|        1|  4096|       yes|          -|         -|            -|            -|    -|
    |  o VITIS_LOOP_353_1                                                                    |       -|   2.92|      264|  1.056e+03|        66|        -|     4|        no|          -|         -|            -|            -|    -|
    |   o VITIS_LOOP_354_2                                                                   |       -|   2.92|       64|    256.000|         4|        -|    16|        no|          -|         -|            -|            -|    -|
    |  o VITIS_LOOP_359_3                                                                    |       -|   2.92|      264|  1.056e+03|        66|        -|     4|        no|          -|         -|            -|            -|    -|
    |   o VITIS_LOOP_360_4                                                                   |       -|   2.92|       64|    256.000|         4|        -|    16|        no|          -|         -|            -|            -|    -|
    | + grp_load_misc_weights_fu_4809                                                        |  Timing|  -0.00|       28|    112.000|         -|       28|     -|        no|          -|         -|    122 (~0%)|    299 (~0%)|    -|
    |  + grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75                               |  Timing|  -0.00|       19|     76.000|         -|       19|     -|        no|          -|         -|     49 (~0%)|     73 (~0%)|    -|
    |   o VITIS_LOOP_387_2                                                                   |       -|   2.92|       17|     68.000|         3|        1|    16|       yes|          -|         -|            -|            -|    -|
    | + grp_load_graph_fu_4821                                                               |  Timing|  -0.00|      274|  1.096e+03|         -|      274|     -|        no|          -|         -|    236 (~0%)|    524 (~0%)|    -|
    |  + grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204                    |  Timing|  -0.00|      174|    696.000|         -|      174|     -|        no|          -|         -|     33 (~0%)|    137 (~0%)|    -|
    |   o VITIS_LOOP_397_1_VITIS_LOOP_398_2                                                  |       -|   2.92|      172|    688.000|         3|        1|   171|       yes|          -|         -|            -|            -|    -|
    |  + grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229                                     |  Timing|  -0.00|       83|    332.000|         -|       83|     -|        no|          -|         -|     59 (~0%)|     75 (~0%)|    -|
    |   o VITIS_LOOP_403_3                                                                   |       -|   2.92|       81|    324.000|         3|        1|    80|       yes|          -|         -|            -|            -|    -|
    | + grp_compute_connectivity_mask_fu_4849                                                |       -|   0.40|      884|  3.536e+03|         -|      884|     -|        no|   16 (~0%)|   2 (~0%)|    336 (~0%)|    788 (~0%)|    -|
    |  + grp_compute_connectivity_mask_Pipeline_1_fu_22                                      |       -|   1.08|      363|  1.452e+03|         -|      363|     -|        no|          -|         -|     11 (~0%)|     54 (~0%)|    -|
    |   o Loop 1                                                                             |       -|   2.92|      361|  1.444e+03|         1|        1|   361|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28                       |       -|   0.40|      125|    500.000|         -|      125|     -|        no|          -|   1 (~0%)|    172 (~0%)|    233 (~0%)|    -|
    |   o VITIS_LOOP_423_1                                                                   |       -|   2.92|      123|    492.000|         7|        3|    40|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36                       |       -|   0.79|       22|     88.000|         -|       22|     -|        no|          -|         -|     75 (~0%)|    134 (~0%)|    -|
    |   o VITIS_LOOP_428_2                                                                   |       -|   2.92|       20|     80.000|         3|        1|    19|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42      |       -|   0.81|      367|  1.468e+03|         -|      367|     -|        no|          -|   1 (~0%)|     66 (~0%)|    198 (~0%)|    -|
    |   o VITIS_LOOP_432_3_VITIS_LOOP_433_4                                                  |       -|   2.92|      365|  1.460e+03|         6|        1|   361|       yes|          -|         -|            -|            -|    -|
    | + grp_CONV_fu_4859                                                                     |  Timing|  -0.00|    17573|  7.029e+04|         -|    17573|     -|        no|  547 (13%)|  619 (6%)|   48115 (1%)|   82033 (6%)|    -|
    |  + grp_compute_nodes_features_proj_fu_1400                                             |       -|   0.04|     1241|  4.964e+03|         -|     1241|     -|        no|          -|  192 (2%)|   7515 (~0%)|   6035 (~0%)|    -|
    |   o VITIS_LOOP_40_1_VITIS_LOOP_41_2                                                    |       -|   2.92|     1239|  4.956e+03|        25|        1|  1216|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_scores_source_fu_2270                                                   |       -|   0.04|       85|    340.000|         -|       85|     -|        no|          -|  49 (~0%)|   2220 (~0%)|  11924 (~0%)|    -|
    |   o VITIS_LOOP_59_1_VITIS_LOOP_60_2                                                    |       -|   2.92|       83|    332.000|         9|        1|    76|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_scores_target_fu_2917                                                   |       -|   0.04|       85|    340.000|         -|       85|     -|        no|          -|  49 (~0%)|   2220 (~0%)|  11924 (~0%)|    -|
    |   o VITIS_LOOP_76_1_VITIS_LOOP_77_2                                                    |       -|   2.92|       83|    332.000|         9|        1|    76|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_all_scores_fu_3564                                                      |       -|   0.01|     1452|  5.808e+03|         -|     1452|     -|        no|          -|   3 (~0%)|    472 (~0%)|    711 (~0%)|    -|
    |   o VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3                                    |       -|   2.92|     1450|  5.800e+03|         8|        1|  1444|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_attention_coefficients_sum_fu_3574                                      |       -|   0.17|     1466|  5.864e+03|         -|     1466|     -|        no|          -|   3 (~0%)|    477 (~0%)|    501 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_156                                                             |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   o VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3                                 |       -|   2.92|     1464|  5.856e+03|        22|        1|  1444|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_all_attention_coefficients_fu_3594                                      |       -|   0.08|     1513|  6.052e+03|         -|     1513|     -|        no|          -|   2 (~0%)|   7497 (~0%)|   4205 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_160                                                             |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   o VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3                                 |       -|   2.92|     1511|  6.044e+03|        69|        1|  1444|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_out_nodes_features_fu_3614                                              |       -|   0.03|    10153|  4.061e+04|         -|    10153|     -|        no|   16 (~0%)|  49 (~0%)|  11295 (~0%)|   4737 (~0%)|    -|
    |   + grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4_fu_7455                   |       -|   0.23|       22|     88.000|         -|       22|     -|        no|          -|   1 (~0%)|     95 (~0%)|    104 (~0%)|    -|
    |    o VITIS_LOOP_183_4                                                                  |       -|   2.92|       20|     80.000|         6|        1|    16|       yes|          -|         -|            -|            -|    -|
    |   + grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_202_7_VITIS_LOOP_203_8_fu_7467  |       -|   0.03|      258|  1.032e+03|         -|      258|     -|        no|          -|         -|     29 (~0%)|    213 (~0%)|    -|
    |    o VITIS_LOOP_202_7_VITIS_LOOP_203_8                                                 |       -|   2.92|      256|  1.024e+03|         2|        1|   256|       yes|          -|         -|            -|            -|    -|
    |   + grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_189_5_fu_7633                   |       -|   0.04|       19|     76.000|         -|       19|     -|        no|          -|  48 (~0%)|   2117 (~0%)|   3294 (~0%)|    -|
    |    o VITIS_LOOP_189_5                                                                  |       -|   2.92|       17|     68.000|         3|        1|    16|       yes|          -|         -|            -|            -|    -|
    |   o VITIS_LOOP_178_1_VITIS_LOOP_179_2                                                  |       -|   2.92|    10152|  4.061e+04|      1269|        -|     8|        no|          -|         -|            -|            -|    -|
    |    o VITIS_LOOP_181_3                                                                  |       -|   2.92|     1007|  4.028e+03|        53|        -|    19|        no|          -|         -|            -|            -|    -|
    |  + grp_prepare_out_nodes_features_fu_4390                                              |       -|   0.04|     1241|  4.964e+03|         -|     1241|     -|        no|          -|  192 (2%)|   7428 (~0%)|   6297 (~0%)|    -|
    |   o VITIS_LOOP_224_1_VITIS_LOOP_225_2                                                  |       -|   2.92|     1239|  4.956e+03|        25|        1|  1216|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_activation_fu_4907                                                      |  Timing|  -0.00|      320|  1.280e+03|         -|      320|     -|        no|          -|         -|   1142 (~0%)|   3692 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_2956                                                            |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_2972                                                            |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_2987                                                            |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   + grp_exp_28_10_s_fu_3002                                                            |      II|   0.17|       12|     48.000|         -|        1|     -|       yes|    4 (~0%)|  20 (~0%)|   1879 (~0%)|   1117 (~0%)|    -|
    |   o VITIS_LOOP_254_1_VITIS_LOOP_255_2                                                  |       -|   2.92|      318|  1.272e+03|        16|        1|   304|       yes|          -|         -|            -|            -|    -|
    |  + grp_compute_not_concat_fu_5177                                                      |       -|   0.07|      308|  1.232e+03|         -|      308|     -|        no|          -|         -|    303 (~0%)|   1316 (~0%)|    -|
    |   o VITIS_LOOP_239_1_VITIS_LOOP_240_2                                                  |       -|   2.92|      306|  1.224e+03|         4|        1|   304|       yes|          -|         -|            -|            -|    -|
    | + grp_global_mean_pooling_fu_6237                                                      |       -|   0.02|       35|    140.000|         -|       35|     -|        no|          -|   8 (~0%)|   9161 (~0%)|   7770 (~0%)|    -|
    |  + grp_global_mean_pooling_Pipeline_VITIS_LOOP_290_1_fu_1196                           |       -|   0.02|       23|     92.000|         -|       23|     -|        no|          -|   8 (~0%)|    635 (~0%)|   5897 (~0%)|    -|
    |   o VITIS_LOOP_290_1                                                                   |       -|   2.92|       21|     84.000|         7|        1|    16|       yes|          -|         -|            -|            -|    -|
    | + grp_global_graph_prediction_fu_6275                                                  |  Timing|  -0.00|       26|    104.000|         -|       26|     -|        no|          -|   3 (~0%)|    212 (~0%)|    233 (~0%)|    -|
    |  o VITIS_LOOP_305_2                                                                    |       -|   2.92|       18|     72.000|         4|        1|    16|       yes|          -|         -|            -|            -|    -|
    | o VITIS_LOOP_500_1                                                                     |       -|   2.92|    35048|  1.402e+05|      8762|        -|     4|        no|          -|         -|            -|            -|    -|
    +----------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+---------------------------------------+
| Argument                         | Direction | Datatype                              |
+----------------------------------+-----------+---------------------------------------+
| node_feature_in                  | inout     | int*                                  |
| edge_list_in                     | inout     | int*                                  |
| graph_attr                       | inout     | int*                                  |
| task_tb                          | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| graph_pred_linear_weight_fixed   | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| graph_pred_linear_bias_fixed     | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_scoring_fn_target_fixed  | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_scoring_fn_source_fixed  | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_linear_proj_weight_fixed | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_skip_proj_weight_fixed   | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
+----------------------------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+
| Argument                         | HW Name                                          | HW Type   | HW Usage | HW Info               |
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+
| node_feature_in                  | m_axi_mem                                        | interface |          |                       |
| node_feature_in                  | s_axi_control node_feature_in_1                  | register  | offset   | offset=0x10, range=32 |
| node_feature_in                  | s_axi_control node_feature_in_2                  | register  | offset   | offset=0x14, range=32 |
| edge_list_in                     | m_axi_mem                                        | interface |          |                       |
| edge_list_in                     | s_axi_control edge_list_in_1                     | register  | offset   | offset=0x1c, range=32 |
| edge_list_in                     | s_axi_control edge_list_in_2                     | register  | offset   | offset=0x20, range=32 |
| graph_attr                       | m_axi_mem                                        | interface |          |                       |
| graph_attr                       | s_axi_control graph_attr_1                       | register  | offset   | offset=0x28, range=32 |
| graph_attr                       | s_axi_control graph_attr_2                       | register  | offset   | offset=0x2c, range=32 |
| task_tb                          | m_axi_mem                                        | interface |          |                       |
| task_tb                          | s_axi_control task_tb_1                          | register  | offset   | offset=0x34, range=32 |
| task_tb                          | s_axi_control task_tb_2                          | register  | offset   | offset=0x38, range=32 |
| graph_pred_linear_weight_fixed   | m_axi_mem                                        | interface |          |                       |
| graph_pred_linear_weight_fixed   | s_axi_control graph_pred_linear_weight_fixed_1   | register  | offset   | offset=0x40, range=32 |
| graph_pred_linear_weight_fixed   | s_axi_control graph_pred_linear_weight_fixed_2   | register  | offset   | offset=0x44, range=32 |
| graph_pred_linear_bias_fixed     | m_axi_mem                                        | interface |          |                       |
| graph_pred_linear_bias_fixed     | s_axi_control graph_pred_linear_bias_fixed_1     | register  | offset   | offset=0x4c, range=32 |
| graph_pred_linear_bias_fixed     | s_axi_control graph_pred_linear_bias_fixed_2     | register  | offset   | offset=0x50, range=32 |
| gat_net_scoring_fn_target_fixed  | m_axi_mem                                        | interface |          |                       |
| gat_net_scoring_fn_target_fixed  | s_axi_control gat_net_scoring_fn_target_fixed_1  | register  | offset   | offset=0x58, range=32 |
| gat_net_scoring_fn_target_fixed  | s_axi_control gat_net_scoring_fn_target_fixed_2  | register  | offset   | offset=0x5c, range=32 |
| gat_net_scoring_fn_source_fixed  | m_axi_mem                                        | interface |          |                       |
| gat_net_scoring_fn_source_fixed  | s_axi_control gat_net_scoring_fn_source_fixed_1  | register  | offset   | offset=0x64, range=32 |
| gat_net_scoring_fn_source_fixed  | s_axi_control gat_net_scoring_fn_source_fixed_2  | register  | offset   | offset=0x68, range=32 |
| gat_net_linear_proj_weight_fixed | m_axi_mem                                        | interface |          |                       |
| gat_net_linear_proj_weight_fixed | s_axi_control gat_net_linear_proj_weight_fixed_1 | register  | offset   | offset=0x70, range=32 |
| gat_net_linear_proj_weight_fixed | s_axi_control gat_net_linear_proj_weight_fixed_2 | register  | offset   | offset=0x74, range=32 |
| gat_net_skip_proj_weight_fixed   | m_axi_mem                                        | interface |          |                       |
| gat_net_skip_proj_weight_fixed   | s_axi_control gat_net_skip_proj_weight_fixed_1   | register  | offset   | offset=0x7c, range=32 |
| gat_net_skip_proj_weight_fixed   | s_axi_control gat_net_skip_proj_weight_fixed_2   | register  | offset   | offset=0x80, range=32 |
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| HW Interface | Loop             | Message                                                                                                                                                                                                                   | Location               |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| m_axi_mem    | VITIS_LOOP_315_1 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:315:20 |
| m_axi_mem    | VITIS_LOOP_321_3 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:321:23 |
| m_axi_mem    | VITIS_LOOP_353_1 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:353:20 |
| m_axi_mem    | VITIS_LOOP_359_3 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:359:23 |
| m_axi_mem    | VITIS_LOOP_365_5 | Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | GAT_compute.cpp:365:23 |
| m_axi_mem    | VITIS_LOOP_371_7 | Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | GAT_compute.cpp:371:23 |
| m_axi_mem    | VITIS_LOOP_387_2 | Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:387:21 |
| m_axi_mem    | VITIS_LOOP_397_1 | Multiple burst reads of length 171 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | GAT_compute.cpp:397:20 |
| m_axi_mem    | VITIS_LOOP_403_3 | Multiple burst reads of length 80 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cpp:403:23 |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


