Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 16 21:27:32 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file time_multiplexed_top_timing_summary_routed.rpt -rpx time_multiplexed_top_timing_summary_routed.rpx
| Design       : time_multiplexed_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.727        0.000                      0                   33        0.264        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.727        0.000                      0                   33        0.264        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.890ns (22.760%)  route 3.020ns (77.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.402     9.917    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y99        LUT5 (Prop_lut5_I1_O)        0.124    10.041 r  clk_div/clk_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.041    clk_div/p_2_in[1]
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[1]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.029    13.768    clk_div/clk_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.157%)  route 2.794ns (75.843%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.176     9.691    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y99        LUT5 (Prop_lut5_I1_O)        0.124     9.815 r  clk_div/clk_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.815    clk_div/p_2_in[2]
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[2]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div/clk_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.781%)  route 3.017ns (77.219%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.398     9.913    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y101       LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  clk_div/clk_temp[10]_i_1/O
                         net (fo=1, routed)           0.000    10.037    clk_div/p_2_in[10]
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.861    13.626    clk_div/clk
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[10]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.029    14.100    clk_div/clk_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.890ns (25.273%)  route 2.631ns (74.726%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.013     9.528    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y99        LUT5 (Prop_lut5_I1_O)        0.124     9.652 r  clk_div/clk_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.652    clk_div/p_2_in[3]
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[3]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div/clk_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.890ns (25.307%)  route 2.627ns (74.693%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.008     9.523    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y99        LUT5 (Prop_lut5_I1_O)        0.124     9.647 r  clk_div/clk_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.647    clk_div/p_2_in[4]
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.032    13.771    clk_div/clk_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.689%)  route 2.867ns (76.311%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.248     9.764    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y101       LUT5 (Prop_lut5_I1_O)        0.124     9.888 r  clk_div/clk_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     9.888    clk_div/p_2_in[12]
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.861    13.626    clk_div/clk
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[12]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.031    14.102    clk_div/clk_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.355ns (62.868%)  route 1.391ns (37.132%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.866     5.940    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div/clk_temp_reg[2]/Q
                         net (fo=1, routed)           0.576     6.972    clk_div/clk_temp[2]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.646 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.646    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.760    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.874    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  clk_div/clk_temp0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.988    clk_div/clk_temp0_inferred__0/i__carry__2_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  clk_div/clk_temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.102    clk_div/clk_temp0_inferred__0/i__carry__3_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  clk_div/clk_temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.216    clk_div/clk_temp0_inferred__0/i__carry__4_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  clk_div/clk_temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.330    clk_div/clk_temp0_inferred__0/i__carry__5_n_0
    SLICE_X111Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.569 r  clk_div/clk_temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.814     9.384    clk_div/clk_temp0[31]
    SLICE_X110Y105       LUT5 (Prop_lut5_I0_O)        0.302     9.686 r  clk_div/clk_temp[31]_i_1/O
                         net (fo=1, routed)           0.000     9.686    clk_div/p_2_in[31]
    SLICE_X110Y105       FDCE                                         r  clk_div/clk_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.625    clk_div/clk
    SLICE_X110Y105       FDCE                                         r  clk_div/clk_temp_reg[31]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X110Y105       FDCE (Setup_fdce_C_D)        0.031    13.943    clk_div/clk_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.890ns (24.187%)  route 2.790ns (75.813%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.171     9.686    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y100       LUT5 (Prop_lut5_I1_O)        0.124     9.810 r  clk_div/clk_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     9.810    clk_div/p_2_in[7]
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.861    13.626    clk_div/clk
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[7]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.031    14.102    clk_div/clk_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.167     9.682    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X110Y100       LUT5 (Prop_lut5_I1_O)        0.124     9.806 r  clk_div/clk_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.806    clk_div/p_2_in[6]
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.861    13.626    clk_div/clk
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[6]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.029    14.100    clk_div/clk_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.890ns (24.104%)  route 2.802ns (75.896%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X112Y105       FDCE                                         r  clk_div/clk_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  clk_div/clk_temp_reg[27]/Q
                         net (fo=2, routed)           0.976     7.624    clk_div/clk_temp[27]
    SLICE_X110Y105       LUT6 (Prop_lut6_I0_O)        0.124     7.748 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.643     8.391    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I0_O)        0.124     8.515 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.184     9.699    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X112Y101       LUT5 (Prop_lut5_I1_O)        0.124     9.823 r  clk_div/clk_temp[11]_i_1/O
                         net (fo=1, routed)           0.000     9.823    clk_div/p_2_in[11]
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.861    13.626    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[11]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y101       FDCE (Setup_fdce_C_D)        0.077    14.148    clk_div/clk_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X112Y99        FDCE                                         r  clk_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164     1.887 r  clk_div/clk_out_reg/Q
                         net (fo=19, routed)          0.175     2.062    clk_div/CLK
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.045     2.107 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.107    clk_div/clk_out_i_1_n_0
    SLICE_X112Y99        FDCE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X112Y99        FDCE                                         r  clk_div/clk_out_reg/C
                         clock pessimism             -0.528     1.723    
    SLICE_X112Y99        FDCE (Hold_fdce_C_D)         0.120     1.843    clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.638%)  route 0.361ns (63.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.361     2.331    clk_div/clk_temp[14]
    SLICE_X112Y99        LUT5 (Prop_lut5_I2_O)        0.045     2.376 r  clk_div/clk_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    clk_div/p_2_in[0]
    SLICE_X112Y99        FDCE                                         r  clk_div/clk_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X112Y99        FDCE                                         r  clk_div/clk_temp_reg[0]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X112Y99        FDCE (Hold_fdce_C_D)         0.121     2.111    clk_div/clk_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.514%)  route 0.348ns (62.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.348     2.318    clk_div/clk_temp[14]
    SLICE_X110Y99        LUT5 (Prop_lut5_I2_O)        0.045     2.363 r  clk_div/clk_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.363    clk_div/p_2_in[1]
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[1]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.091     2.081    clk_div/clk_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.200     2.169    clk_div/clk_temp[14]
    SLICE_X112Y102       LUT5 (Prop_lut5_I2_O)        0.045     2.214 r  clk_div/clk_temp[14]_i_1/O
                         net (fo=1, routed)           0.000     2.214    clk_div/p_2_in[14]
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.120     1.926    clk_div/clk_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.474ns (63.462%)  route 0.273ns (36.538%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[4]/Q
                         net (fo=1, routed)           0.111     1.975    clk_div/clk_temp[4]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.135 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.136    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.201 r  clk_div/clk_temp0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.161     2.362    clk_div/clk_temp0[7]
    SLICE_X110Y100       LUT5 (Prop_lut5_I0_O)        0.108     2.470 r  clk_div/clk_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.470    clk_div/p_2_in[7]
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.092     2.168    clk_div/clk_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.501ns (65.161%)  route 0.268ns (34.839%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[4]/Q
                         net (fo=1, routed)           0.111     1.975    clk_div/clk_temp[4]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.135 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.136    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.226 r  clk_div/clk_temp0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.156     2.382    clk_div/clk_temp0[8]
    SLICE_X110Y100       LUT5 (Prop_lut5_I0_O)        0.110     2.492 r  clk_div/clk_temp[8]_i_1/O
                         net (fo=1, routed)           0.000     2.492    clk_div/p_2_in[8]
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X110Y100       FDCE                                         r  clk_div/clk_temp_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.092     2.168    clk_div/clk_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.538ns (69.705%)  route 0.234ns (30.295%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[4]/Q
                         net (fo=1, routed)           0.111     1.975    clk_div/clk_temp[4]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.135 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.136    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.175 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.266 r  clk_div/clk_temp0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.122     2.388    clk_div/clk_temp0[10]
    SLICE_X110Y101       LUT5 (Prop_lut5_I0_O)        0.107     2.495 r  clk_div/clk_temp[10]_i_1/O
                         net (fo=1, routed)           0.000     2.495    clk_div/p_2_in[10]
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.091     2.167    clk_div/clk_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.462ns (59.470%)  route 0.315ns (40.530%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[4]/Q
                         net (fo=1, routed)           0.111     1.975    clk_div/clk_temp[4]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.135 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.136    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.190 r  clk_div/clk_temp0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.203     2.393    clk_div/clk_temp0[5]
    SLICE_X110Y101       LUT5 (Prop_lut5_I0_O)        0.107     2.500 r  clk_div/clk_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.500    clk_div/p_2_in[5]
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X110Y101       FDCE                                         r  clk_div/clk_temp_reg[5]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.092     2.168    clk_div/clk_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.513ns (63.002%)  route 0.301ns (36.998%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X110Y99        FDCE                                         r  clk_div/clk_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[4]/Q
                         net (fo=1, routed)           0.111     1.975    clk_div/clk_temp[4]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.135 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.136    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.175 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.240 r  clk_div/clk_temp0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.190     2.429    clk_div/clk_temp0[11]
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.108     2.537 r  clk_div/clk_temp[11]_i_1/O
                         net (fo=1, routed)           0.000     2.537    clk_div/p_2_in[11]
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.120     2.196    clk_div/clk_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.495%)  route 0.272ns (56.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.272     2.241    clk_div/clk_temp[14]
    SLICE_X112Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  clk_div/clk_temp[9]_i_1/O
                         net (fo=1, routed)           0.000     2.286    clk_div/p_2_in[9]
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[9]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.121     1.943    clk_div/clk_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y99   clk_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y99   clk_div/clk_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y101  clk_div/clk_temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/clk_temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y101  clk_div/clk_temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y102  clk_div/clk_temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  clk_div/clk_temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y102  clk_div/clk_temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y102  clk_div/clk_temp_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div/clk_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div/clk_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div/clk_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div/clk_temp_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   clk_div/clk_temp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/clk_temp_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/clk_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  clk_div/clk_temp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y102  clk_div/clk_temp_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y102  clk_div/clk_temp_reg[13]/C



