{
  "module_name": "icp_qat_fw_loader_handle.h",
  "hash_id": "96c9bd32af662b73f6975d4979f72fe75dd34287b8eb9ed114f3d31f1da251a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_fw_loader_handle.h",
  "human_readable_source": " \n \n#ifndef __ICP_QAT_FW_LOADER_HANDLE_H__\n#define __ICP_QAT_FW_LOADER_HANDLE_H__\n#include \"icp_qat_uclo.h\"\n\nstruct icp_qat_fw_loader_ae_data {\n\tunsigned int state;\n\tunsigned int ustore_size;\n\tunsigned int free_addr;\n\tunsigned int free_size;\n\tunsigned int live_ctx_mask;\n};\n\nstruct icp_qat_fw_loader_hal_handle {\n\tstruct icp_qat_fw_loader_ae_data aes[ICP_QAT_UCLO_MAX_AE];\n\tunsigned int ae_mask;\n\tunsigned int admin_ae_mask;\n\tunsigned int slice_mask;\n\tunsigned int revision_id;\n\tunsigned int ae_max_num;\n\tunsigned int upc_mask;\n\tunsigned int max_ustore;\n};\n\nstruct icp_qat_fw_loader_chip_info {\n\tint mmp_sram_size;\n\tbool nn;\n\tbool lm2lm3;\n\tu32 lm_size;\n\tu32 icp_rst_csr;\n\tu32 icp_rst_mask;\n\tu32 glb_clk_enable_csr;\n\tu32 misc_ctl_csr;\n\tu32 wakeup_event_val;\n\tbool fw_auth;\n\tbool css_3k;\n\tbool tgroup_share_ustore;\n\tu32 fcu_ctl_csr;\n\tu32 fcu_sts_csr;\n\tu32 fcu_dram_addr_hi;\n\tu32 fcu_dram_addr_lo;\n\tu32 fcu_loaded_ae_csr;\n\tu8 fcu_loaded_ae_pos;\n};\n\nstruct icp_qat_fw_loader_handle {\n\tstruct icp_qat_fw_loader_hal_handle *hal_handle;\n\tstruct icp_qat_fw_loader_chip_info *chip_info;\n\tstruct pci_dev *pci_dev;\n\tvoid *obj_handle;\n\tvoid *sobj_handle;\n\tvoid *mobj_handle;\n\tunsigned int cfg_ae_mask;\n\tvoid __iomem *hal_sram_addr_v;\n\tvoid __iomem *hal_cap_g_ctl_csr_addr_v;\n\tvoid __iomem *hal_cap_ae_xfer_csr_addr_v;\n\tvoid __iomem *hal_cap_ae_local_csr_addr_v;\n\tvoid __iomem *hal_ep_csr_addr_v;\n};\n\nstruct icp_firml_dram_desc {\n\tvoid __iomem *dram_base_addr;\n\tvoid *dram_base_addr_v;\n\tdma_addr_t dram_bus_addr;\n\tu64 dram_size;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}