read_verilog ../top.v
proc
 sat -prove x 1 -tempinduct-baseonly -maxsteps 6  middle
