// Seed: 3075468871
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2
);
  assign id_4 = 1;
  generate
    if (1'b0) begin
      wire id_5;
    end else begin
      assign id_4 = id_1;
    end
  endgenerate
  module_0(
      id_2, id_4, id_4, id_2, id_2, id_4, id_2, id_4, id_2
  );
endmodule
