<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../OpalKelly3010_Verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/blk_mem_gen_0.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../ipcore_dir/blk_mem_gen_0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../ipcore_dir/blk_mem_gen_0.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/blk_mem_gen_1.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../ipcore_dir/blk_mem_gen_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../ipcore_dir/blk_mem_gen_1.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="OK_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_clk_pulse_shift_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_clk_pulse_shift_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_clk_pulse_shift_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testing_CNN_dbg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testing_CNN_dbg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testing_CNN_dbg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testing_CNN_dbg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testing_CNN_dbg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="testing_CNN_dbg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testing_CNN_dbg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="testing_CNN_dbg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="testing_CNN_dbg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="testing_CNN_dbg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testing_CNN_dbg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="testing_CNN_dbg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testing_CNN_dbg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testing_CNN_dbg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="testing_CNN_dbg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="testing_CNN_dbg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="testing_CNN_dbg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testing_CNN_dbg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="testing_CNN_dbg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testing_CNN_dbg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testing_CNN_dbg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testing_CNN_dbg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testing_CNN_dbg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testing_CNN_dbg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testing_CNN_dbg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="testing_CNN_dbg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testing_CNN_dbg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testing_CNN_dbg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="testing_CNN_dbg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="testing_CNN_dbg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testing_CNN_dbg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testing_CNN_dbg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="testing_CNN_dbg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="testing_CNN_dbg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testing_CNN_dbg_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testing_cnn_dbg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testing_cnn_dbg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testing_cnn_dbg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1611748062" xil_pn:in_ck="-8902311887286096165" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611748062" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8908923950730965845" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611748062" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1878799774138417763" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611748062" xil_pn:in_ck="-3369496162555596438" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6815464378286622866" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen2.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen2.v"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_0.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_0.v"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_1.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1611748062" xil_pn:in_ck="-1817769576316196267" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611748066" xil_pn:in_ck="6535365146469357349" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2348810262823771406" xil_pn:start_ts="1611748062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1611748066" xil_pn:in_ck="2958801955041198161" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4168223461608856629" xil_pn:start_ts="1611748066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1612096683" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1612096683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7706316034535894967" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:in_ck="-3369496162555596438" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6815464378286622866" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen.v"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen2.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen2.v"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_0.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_0.v"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_1.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/blk_mem_gen_1.v"/>
      <outfile xil_pn:name="../ipcore_dir/fifo_512x8b.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/fifo_512x8b.v"/>
      <outfile xil_pn:name="../ipcore_dir/fifo_76800x1.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/fifo_76800x1.v"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:in_ck="-165259000160043710" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6127707791878392831" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:in_ck="-165259000160043710" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1429692520443750485" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612096903" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9115839782533985272" xil_pn:start_ts="1612096903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1613552651" xil_pn:in_ck="3377384597824859870" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="736286928023452642" xil_pn:start_ts="1613552625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.lso"/>
      <outfile xil_pn:name="testing_CNN_dbg.ngc"/>
      <outfile xil_pn:name="testing_CNN_dbg.ngr"/>
      <outfile xil_pn:name="testing_CNN_dbg.prj"/>
      <outfile xil_pn:name="testing_CNN_dbg.stx"/>
      <outfile xil_pn:name="testing_CNN_dbg.syr"/>
      <outfile xil_pn:name="testing_CNN_dbg.xst"/>
      <outfile xil_pn:name="testing_CNN_dbg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1612096705" xil_pn:in_ck="-4534446447893475434" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1925077560765618218" xil_pn:start_ts="1612096705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1613552657" xil_pn:in_ck="90443411673260327" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4442027317293683980" xil_pn:start_ts="1613552651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.bld"/>
      <outfile xil_pn:name="testing_CNN_dbg.ngd"/>
      <outfile xil_pn:name="testing_CNN_dbg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1613552681" xil_pn:in_ck="-7693597251162931021" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1522964972052254897" xil_pn:start_ts="1613552657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.pcf"/>
      <outfile xil_pn:name="testing_CNN_dbg_map.map"/>
      <outfile xil_pn:name="testing_CNN_dbg_map.mrp"/>
      <outfile xil_pn:name="testing_CNN_dbg_map.ncd"/>
      <outfile xil_pn:name="testing_CNN_dbg_map.ngm"/>
      <outfile xil_pn:name="testing_CNN_dbg_map.xrpt"/>
      <outfile xil_pn:name="testing_CNN_dbg_summary.xml"/>
      <outfile xil_pn:name="testing_CNN_dbg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1613552709" xil_pn:in_ck="880835394927522124" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-561354228862665646" xil_pn:start_ts="1613552681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.ncd"/>
      <outfile xil_pn:name="testing_CNN_dbg.pad"/>
      <outfile xil_pn:name="testing_CNN_dbg.par"/>
      <outfile xil_pn:name="testing_CNN_dbg.ptwx"/>
      <outfile xil_pn:name="testing_CNN_dbg.unroutes"/>
      <outfile xil_pn:name="testing_CNN_dbg.xpi"/>
      <outfile xil_pn:name="testing_CNN_dbg_pad.csv"/>
      <outfile xil_pn:name="testing_CNN_dbg_pad.txt"/>
      <outfile xil_pn:name="testing_CNN_dbg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1613552721" xil_pn:in_ck="-7321582992930065575" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1613552709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.ut"/>
      <outfile xil_pn:name="testing_cnn_dbg.bgn"/>
      <outfile xil_pn:name="testing_cnn_dbg.bit"/>
      <outfile xil_pn:name="testing_cnn_dbg.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1613552709" xil_pn:in_ck="-7693597251162931153" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1613552704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="testing_CNN_dbg.twr"/>
      <outfile xil_pn:name="testing_CNN_dbg.twx"/>
    </transform>
  </transforms>

</generated_project>
