<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p424" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_424{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_424{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_424{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_424{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_424{left:423px;bottom:998px;letter-spacing:-0.12px;}
#t6_424{left:424px;bottom:976px;letter-spacing:-0.12px;}
#t7_424{left:424px;bottom:956px;letter-spacing:-0.12px;}
#t8_424{left:189px;bottom:932px;letter-spacing:-0.12px;}
#t9_424{left:424px;bottom:932px;letter-spacing:-0.12px;}
#ta_424{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tb_424{left:423px;bottom:907px;letter-spacing:-0.11px;}
#tc_424{left:424px;bottom:886px;letter-spacing:-0.12px;}
#td_424{left:189px;bottom:862px;letter-spacing:-0.15px;}
#te_424{left:423px;bottom:862px;letter-spacing:-0.12px;}
#tf_424{left:424px;bottom:840px;letter-spacing:-0.13px;}
#tg_424{left:424px;bottom:820px;letter-spacing:-0.13px;}
#th_424{left:424px;bottom:800px;letter-spacing:-0.12px;}
#ti_424{left:189px;bottom:776px;letter-spacing:-0.12px;}
#tj_424{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tk_424{left:189px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_424{left:423px;bottom:752px;letter-spacing:-0.11px;}
#tm_424{left:424px;bottom:730px;letter-spacing:-0.12px;}
#tn_424{left:189px;bottom:706px;letter-spacing:-0.14px;}
#to_424{left:424px;bottom:706px;letter-spacing:-0.11px;}
#tp_424{left:85px;bottom:681px;letter-spacing:-0.17px;}
#tq_424{left:146px;bottom:681px;letter-spacing:-0.12px;}
#tr_424{left:189px;bottom:681px;letter-spacing:-0.16px;}
#ts_424{left:424px;bottom:681px;letter-spacing:-0.12px;}
#tt_424{left:423px;bottom:660px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#tu_424{left:423px;bottom:643px;letter-spacing:-0.11px;}
#tv_424{left:423px;bottom:622px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_424{left:423px;bottom:600px;}
#tx_424{left:440px;bottom:600px;letter-spacing:-0.12px;}
#ty_424{left:423px;bottom:585px;}
#tz_424{left:440px;bottom:585px;letter-spacing:-0.11px;}
#t10_424{left:440px;bottom:570px;letter-spacing:-0.12px;}
#t11_424{left:85px;bottom:545px;letter-spacing:-0.17px;}
#t12_424{left:146px;bottom:545px;letter-spacing:-0.12px;}
#t13_424{left:189px;bottom:545px;letter-spacing:-0.16px;}
#t14_424{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t15_424{left:423px;bottom:524px;letter-spacing:-0.13px;}
#t16_424{left:85px;bottom:499px;letter-spacing:-0.17px;}
#t17_424{left:146px;bottom:499px;letter-spacing:-0.12px;}
#t18_424{left:189px;bottom:499px;letter-spacing:-0.16px;}
#t19_424{left:424px;bottom:499px;letter-spacing:-0.12px;}
#t1a_424{left:423px;bottom:478px;letter-spacing:-0.12px;}
#t1b_424{left:85px;bottom:454px;letter-spacing:-0.17px;}
#t1c_424{left:146px;bottom:454px;letter-spacing:-0.12px;}
#t1d_424{left:189px;bottom:454px;letter-spacing:-0.16px;}
#t1e_424{left:424px;bottom:454px;letter-spacing:-0.12px;}
#t1f_424{left:423px;bottom:432px;letter-spacing:-0.13px;}
#t1g_424{left:85px;bottom:408px;letter-spacing:-0.17px;}
#t1h_424{left:146px;bottom:408px;letter-spacing:-0.12px;}
#t1i_424{left:189px;bottom:408px;letter-spacing:-0.16px;}
#t1j_424{left:424px;bottom:408px;letter-spacing:-0.12px;}
#t1k_424{left:423px;bottom:386px;letter-spacing:-0.13px;}
#t1l_424{left:85px;bottom:362px;letter-spacing:-0.17px;}
#t1m_424{left:146px;bottom:362px;letter-spacing:-0.12px;}
#t1n_424{left:189px;bottom:362px;letter-spacing:-0.16px;}
#t1o_424{left:424px;bottom:362px;letter-spacing:-0.12px;}
#t1p_424{left:423px;bottom:341px;letter-spacing:-0.12px;}
#t1q_424{left:85px;bottom:316px;letter-spacing:-0.17px;}
#t1r_424{left:146px;bottom:316px;letter-spacing:-0.12px;}
#t1s_424{left:189px;bottom:316px;letter-spacing:-0.16px;}
#t1t_424{left:424px;bottom:316px;letter-spacing:-0.12px;}
#t1u_424{left:423px;bottom:295px;letter-spacing:-0.12px;}
#t1v_424{left:85px;bottom:270px;letter-spacing:-0.17px;}
#t1w_424{left:146px;bottom:270px;letter-spacing:-0.12px;}
#t1x_424{left:189px;bottom:270px;letter-spacing:-0.16px;}
#t1y_424{left:424px;bottom:270px;letter-spacing:-0.12px;}
#t1z_424{left:423px;bottom:249px;letter-spacing:-0.12px;}
#t20_424{left:81px;bottom:224px;letter-spacing:-0.17px;}
#t21_424{left:142px;bottom:224px;letter-spacing:-0.17px;}
#t22_424{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t23_424{left:424px;bottom:224px;letter-spacing:-0.12px;}
#t24_424{left:423px;bottom:203px;letter-spacing:-0.12px;}
#t25_424{left:423px;bottom:186px;letter-spacing:-0.12px;}
#t26_424{left:189px;bottom:162px;letter-spacing:-0.13px;}
#t27_424{left:424px;bottom:162px;letter-spacing:-0.13px;}
#t28_424{left:81px;bottom:137px;letter-spacing:-0.16px;}
#t29_424{left:142px;bottom:137px;letter-spacing:-0.18px;}
#t2a_424{left:189px;bottom:137px;letter-spacing:-0.14px;}
#t2b_424{left:424px;bottom:137px;letter-spacing:-0.11px;}
#t2c_424{left:423px;bottom:116px;letter-spacing:-0.11px;}
#t2d_424{left:283px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_424{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_424{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_424{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_424{left:219px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2i_424{left:588px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2j_424{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2k_424{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_424{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_424{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_424{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_424{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_424{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts424" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg424Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg424" style="-webkit-user-select: none;"><object width="935" height="1210" data="424/424.svg" type="image/svg+xml" id="pdf424" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_424" class="t s1_424">2-408 </span><span id="t2_424" class="t s1_424">Vol. 4 </span>
<span id="t3_424" class="t s2_424">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_424" class="t s3_424">14 </span><span id="t5_424" class="t s3_424">1 MByte Power on Reset Vector (R/O) </span>
<span id="t6_424" class="t s3_424">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="t7_424" class="t s3_424">Always 0 on the Pentium M processor. </span>
<span id="t8_424" class="t s3_424">15 </span><span id="t9_424" class="t s3_424">Reserved </span>
<span id="ta_424" class="t s3_424">17:16 </span><span id="tb_424" class="t s3_424">APIC Cluster ID (R/O) </span>
<span id="tc_424" class="t s3_424">Always 00B on the Pentium M processor. </span>
<span id="td_424" class="t s3_424">18 </span><span id="te_424" class="t s3_424">System Bus Frequency (R/O) </span>
<span id="tf_424" class="t s3_424">0 = 100 MHz </span>
<span id="tg_424" class="t s3_424">1 = Reserved </span>
<span id="th_424" class="t s3_424">Always 0 on the Pentium M processor. </span>
<span id="ti_424" class="t s3_424">19 </span><span id="tj_424" class="t s3_424">Reserved </span>
<span id="tk_424" class="t s3_424">21: 20 </span><span id="tl_424" class="t s3_424">Symmetric Arbitration ID (R/O) </span>
<span id="tm_424" class="t s3_424">Always 00B on the Pentium M processor. </span>
<span id="tn_424" class="t s3_424">26:22 </span><span id="to_424" class="t s3_424">Clock Frequency Ratio (R/O) </span>
<span id="tp_424" class="t s3_424">40H </span><span id="tq_424" class="t s3_424">64 </span><span id="tr_424" class="t s3_424">MSR_LASTBRANCH_0 </span><span id="ts_424" class="t s3_424">Last Branch Record 0 (R/W) </span>
<span id="tt_424" class="t s3_424">One of 8 last branch record registers on the last branch record stack: bits </span>
<span id="tu_424" class="t s3_424">31-0 hold the ‘from’ address and bits 63-32 hold the to address. </span>
<span id="tv_424" class="t s3_424">See also: </span>
<span id="tw_424" class="t s3_424">• </span><span id="tx_424" class="t s3_424">Last Branch Record Stack TOS at 1C9H. </span>
<span id="ty_424" class="t s3_424">• </span><span id="tz_424" class="t s3_424">Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="t10_424" class="t s3_424">(Pentium M Processors).” </span>
<span id="t11_424" class="t s3_424">41H </span><span id="t12_424" class="t s3_424">65 </span><span id="t13_424" class="t s3_424">MSR_LASTBRANCH_1 </span><span id="t14_424" class="t s3_424">Last Branch Record 1 (R/W) </span>
<span id="t15_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t16_424" class="t s3_424">42H </span><span id="t17_424" class="t s3_424">66 </span><span id="t18_424" class="t s3_424">MSR_LASTBRANCH_2 </span><span id="t19_424" class="t s3_424">Last Branch Record 2 (R/W) </span>
<span id="t1a_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t1b_424" class="t s3_424">43H </span><span id="t1c_424" class="t s3_424">67 </span><span id="t1d_424" class="t s3_424">MSR_LASTBRANCH_3 </span><span id="t1e_424" class="t s3_424">Last Branch Record 3 (R/W) </span>
<span id="t1f_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t1g_424" class="t s3_424">44H </span><span id="t1h_424" class="t s3_424">68 </span><span id="t1i_424" class="t s3_424">MSR_LASTBRANCH_4 </span><span id="t1j_424" class="t s3_424">Last Branch Record 4 (R/W) </span>
<span id="t1k_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t1l_424" class="t s3_424">45H </span><span id="t1m_424" class="t s3_424">69 </span><span id="t1n_424" class="t s3_424">MSR_LASTBRANCH_5 </span><span id="t1o_424" class="t s3_424">Last Branch Record 5 (R/W) </span>
<span id="t1p_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t1q_424" class="t s3_424">46H </span><span id="t1r_424" class="t s3_424">70 </span><span id="t1s_424" class="t s3_424">MSR_LASTBRANCH_6 </span><span id="t1t_424" class="t s3_424">Last Branch Record 6 (R/W) </span>
<span id="t1u_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t1v_424" class="t s3_424">47H </span><span id="t1w_424" class="t s3_424">71 </span><span id="t1x_424" class="t s3_424">MSR_LASTBRANCH_7 </span><span id="t1y_424" class="t s3_424">Last Branch Record 7 (R/W) </span>
<span id="t1z_424" class="t s3_424">See description of MSR_LASTBRANCH_0. </span>
<span id="t20_424" class="t s3_424">119H </span><span id="t21_424" class="t s3_424">281 </span><span id="t22_424" class="t s3_424">MSR_BBL_CR_CTL </span><span id="t23_424" class="t s3_424">Control Register </span>
<span id="t24_424" class="t s3_424">Used to program L2 commands to be issued via cache configuration </span>
<span id="t25_424" class="t s3_424">accesses mechanism. Also receives L2 lookup response. </span>
<span id="t26_424" class="t s3_424">63:0 </span><span id="t27_424" class="t s3_424">Reserved </span>
<span id="t28_424" class="t s3_424">11EH </span><span id="t29_424" class="t s3_424">281 </span><span id="t2a_424" class="t s3_424">MSR_BBL_CR_CTL3 </span><span id="t2b_424" class="t s3_424">Control register 3 </span>
<span id="t2c_424" class="t s3_424">Used to configure the L2 Cache. </span>
<span id="t2d_424" class="t s4_424">Table 2-59. </span><span id="t2e_424" class="t s4_424">MSRs in Pentium M Processors (Contd.) </span>
<span id="t2f_424" class="t s5_424">Register </span>
<span id="t2g_424" class="t s5_424">Address </span><span id="t2h_424" class="t s5_424">Register Name / Bit Fields </span>
<span id="t2i_424" class="t s5_424">Bit Description </span>
<span id="t2j_424" class="t s5_424">Hex </span><span id="t2k_424" class="t s5_424">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
