

================================================================
== Synthesis Summary Report of 'Kernel_Connector'
================================================================
+ General Information: 
    * Date:           Thu Jun 12 16:07:03 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        KernelConnector
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |                   Modules                   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |          |           |     |
    |                   & Loops                   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +---------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ Kernel_Connector                           |     -|  2.59|        -|       -|         -|        -|     -|        no|     -|  3 (~0%)|  51 (~0%)|  266 (~0%)|    -|
    | + Kernel_Connector_Pipeline_VITIS_LOOP_6_1  |     -|  2.59|        -|       -|         -|        -|     -|        no|     -|  3 (~0%)|   3 (~0%)|   65 (~0%)|    -|
    |  o VITIS_LOOP_6_1                           |    II|  7.30|        -|       -|         2|        2|     -|       yes|     -|        -|         -|          -|    -|
    | + Kernel_Connector_Pipeline_VITIS_LOOP_8_1  |     -|  3.53|        -|       -|         -|        -|     -|        no|     -|        -|  35 (~0%)|  102 (~0%)|    -|
    |  o VITIS_LOOP_8_1                           |    II|  7.30|        -|       -|         2|        2|     -|       yes|     -|        -|         -|          -|    -|
    +---------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+-----------+---------------+-------+--------+--------+
| Interface   | Direction | Register Mode | TDATA | TREADY | TVALID |
+-------------+-----------+---------------+-------+--------+--------+
| InputStream | in        | both          | 32    | 1      | 1      |
+-------------+-----------+---------------+-------+--------+--------+

* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| OutStream | out       | 32         |
+-----------+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-----------------+
| Argument    | Direction | Datatype        |
+-------------+-----------+-----------------+
| InputStream | in        | stream<int, 0>& |
| OutStream   | out       | stream<int, 0>& |
+-------------+-----------+-----------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| InputStream | InputStream  | interface |
| OutStream   | OutStream    | interface |
+-------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+----------+-----+--------+---------+
| + Kernel_Connector                          | 3   |        |          |     |        |         |
|  + Kernel_Connector_Pipeline_VITIS_LOOP_6_1 | 3   |        |          |     |        |         |
|    mul_32s_32s_32_1_1_U1                    | 3   |        | inputSq  | mul | auto   | 0       |
|  + Kernel_Connector_Pipeline_VITIS_LOOP_8_1 | 0   |        |          |     |        |         |
|    outVal_fu_61_p2                          |     |        | outVal   | add | fabric | 0       |
+---------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------+------------+------+------+------+--------+--------------------+------+---------+------------------+
| Name                        | Usage      | Type | BRAM | URAM | Pragma | Variable           | Impl | Latency | Bitwidth, Depth, |
|                             |            |      |      |      |        |                    |      |         | Banks            |
+-----------------------------+------------+------+------+------+--------+--------------------+------+---------+------------------+
| + Kernel_Connector          |            |      | 0    | 0    |        |                    |      |         |                  |
|   intermediateStream_fifo_U | fifo array |      |      |      |        | intermediateStream | srl  | 0       | 32, 3, 1         |
+-----------------------------+------------+------+------+------+--------+--------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-----------+----------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                | Location                                   | Messages                                                                                                                                                                                              |
+-----------+----------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| interface | axis port = intermediateStream depth=3 | KernelConnector.cpp:10 in kernel_connector | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'Kernel_Connector' |
+-----------+----------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------+---------------------------------------------------------------+
| Type      | Options                             | Location                                                      |
+-----------+-------------------------------------+---------------------------------------------------------------+
| interface | axis port = InputK1 depth=3         | ../../Kernel1_Square/Kernel1Square.cpp:14 in kernel1_square   |
| interface | axis port = InputStream depth=3     | ../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:4 in kernel2sum   |
| interface | axis port = InputStream depth=3     | KernelConnector.cpp:6 in kernel_connector                     |
| stream    | variable=intermediateStream depth=3 | KernelConnector.cpp:9 in kernel_connector, intermediateStream |
+-----------+-------------------------------------+---------------------------------------------------------------+


