# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do simplified_sha256_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/Final\ Project/Final_Project/simplified_sha256 {C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/simplified_sha256.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:34 on Mar 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256" C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/simplified_sha256.sv 
# -- Compiling module simplified_sha256
# 
# Top level modules:
# 	simplified_sha256
# End time: 03:57:34 on Mar 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/simplified_sha256.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:42 on Mar 09,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/simplified_sha256.sv 
# -- Compiling module simplified_sha256
# 
# Top level modules:
# 	simplified_sha256
# End time: 03:57:42 on Mar 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work {C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/tb_simplified_sha256.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:42 on Mar 09,2022
# vlog -reportprogress 30 -work work C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/tb_simplified_sha256.sv 
# -- Compiling module tb_simplified_sha256
# 
# Top level modules:
# 	tb_simplified_sha256
# End time: 03:57:42 on Mar 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.tb_simplified_sha256
# vsim rtl_work.tb_simplified_sha256 
# Start time: 03:57:50 on Mar 09,2022
# Loading sv_std.std
# Loading rtl_work.tb_simplified_sha256
# Loading rtl_work.simplified_sha256
add wave sim:/tb_simplified_sha256/simplified_sha256_inst/*
run -all
# --------
# MESSAGE:
# --------
# 01234567
# 02468ace
# 048d159c
# 091a2b38
# 12345670
# 2468ace0
# 48d159c0
# 91a2b380
# 23456701
# 468ace02
# 8d159c04
# 1a2b3809
# 34567012
# 68ace024
# d159c048
# a2b38091
# 45670123
# 8ace0246
# 159c048d
# 00000000
# ***************************
# 
# ---------------------
# COMPARE HASH RESULTS:
# ---------------------
# Correct H[0] = bdd2fbd9	Your H[0] = bdd2fbd9
# Correct H[1] = 42623974	Your H[1] = 42623974
# Correct H[2] = bf129635	Your H[2] = bf129635
# Correct H[3] = 937c5107	Your H[3] = 937c5107
# Correct H[4] = f09b6e9e	Your H[4] = f09b6e9e
# Correct H[5] = 708eb28b	Your H[5] = 708eb28b
# Correct H[6] = 0318d121	Your H[6] = 0318d121
# Correct H[7] = 85eca921	Your H[7] = 85eca921
# ***************************
# 
# CONGRATULATIONS! All your hash results are correct!
# 
# Total number of cycles:          64
# 
# 
# ***************************
# 
# ** Note: $stop    : C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/tb_simplified_sha256.sv(262)
#    Time: 1330 ps  Iteration: 2  Instance: /tb_simplified_sha256
# Break in Module tb_simplified_sha256 at C:/Repos/ECE-111/Final Project/Final_Project/simplified_sha256/tb_simplified_sha256.sv line 262
# End time: 04:17:25 on Mar 09,2022, Elapsed time: 0:19:35
# Errors: 0, Warnings: 0
