[verilog]
include_paths = [
    "src"
]

[vls]
max_nof_diagnostics = 5

[diagnostics]
missing_parameters = true
