// Seed: 1758632448
module module_0 (
    input wor id_0,
    input tri id_1
);
  id_3 :
  assert property (@(posedge id_0) -1)
  else begin : LABEL_0
    id_3 <= #(id_3++ | id_0) id_3;
    #1;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    output tri1 id_11
);
  module_0 modCall_1 (
      id_10,
      id_4
  );
  wire id_13;
endmodule
