Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@250:260@HdlIdDef
  end
  endgenerate

  // IRQ handling
  reg [3:0] up_irq_mask = 'h0;
  wire [3:0] up_irq_source;
  wire [3:0] up_irq_pending;

  assign up_irq_source = {
    offload_sync_id_pending,
    sync_id_pending,

Diff Content:
- 255   wire [3:0] up_irq_source;

Clone Blocks:
Clone Blocks 1:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@249:259

  end
  endgenerate

  // IRQ handling
  reg [3:0] up_irq_mask = 'h0;
  wire [3:0] up_irq_source;
  wire [3:0] up_irq_pending;

  assign up_irq_source = {
    offload_sync_id_pending,

Clone Blocks 2:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@251:261
  endgenerate

  // IRQ handling
  reg [3:0] up_irq_mask = 'h0;
  wire [3:0] up_irq_source;
  wire [3:0] up_irq_pending;

  assign up_irq_source = {
    offload_sync_id_pending,
    sync_id_pending,
    sdi_fifo_almost_full,

