INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170402/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170402/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170402/project_8/project_8.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
