$comment
	File created using the following command:
		vcd file lab1.msim.vcd -direction
$end
$date
	Wed Oct 05 07:12:55 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module datapath_vlg_vec_tst $end
$var reg 1 ! g_clk $end
$var reg 1 " globalRes $end
$var reg 1 # leftIn $end
$var reg 1 $ pLoadD $end
$var reg 1 % pLoadL $end
$var reg 1 & pLoadR $end
$var reg 1 ' rightIn $end
$var wire 1 ( led [7] $end
$var wire 1 ) led [6] $end
$var wire 1 * led [5] $end
$var wire 1 + led [4] $end
$var wire 1 , led [3] $end
$var wire 1 - led [2] $end
$var wire 1 . led [1] $end
$var wire 1 / led [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 8 g_clk~input_o $end
$var wire 1 9 g_clk~inputCLKENA0_outclk $end
$var wire 1 : leftIn~input_o $end
$var wire 1 ; rightIn~input_o $end
$var wire 1 < LMASK|bit0|int_q~feeder_combout $end
$var wire 1 = globalRes~input_o $end
$var wire 1 > LMASK|bit0|int_q~q $end
$var wire 1 ? pLoadR~input_o $end
$var wire 1 @ RMASK|b2v_bit7|int_q~feeder_combout $end
$var wire 1 A RMASK|b2v_bit7|int_q~q $end
$var wire 1 B RMASK|shiftOp6~combout $end
$var wire 1 C RMASK|b2v_bit6|int_q~q $end
$var wire 1 D RMASK|shiftOp5~combout $end
$var wire 1 E RMASK|b2v_bit5|int_q~q $end
$var wire 1 F RMASK|shiftOp4~combout $end
$var wire 1 G RMASK|b2v_bit4|int_q~q $end
$var wire 1 H RMASK|shiftOp3~combout $end
$var wire 1 I RMASK|b2v_bit3|int_q~q $end
$var wire 1 J RMASK|shiftOp2~combout $end
$var wire 1 K RMASK|b2v_bit2|int_q~q $end
$var wire 1 L RMASK|shiftOp1~combout $end
$var wire 1 M RMASK|b2v_bit1|int_q~q $end
$var wire 1 N RMASK|shiftOp0~combout $end
$var wire 1 O RMASK|b2v_bit0|int_q~q $end
$var wire 1 P mux2|y[0]~0_combout $end
$var wire 1 Q pLoadD~input_o $end
$var wire 1 R Display|b2v_bit0|int_q~0_combout $end
$var wire 1 S Display|b2v_bit0|int_q~1_combout $end
$var wire 1 T Display|b2v_bit0|int_q~q $end
$var wire 1 U pLoadL~input_o $end
$var wire 1 V LMASK|shiftOp1~combout $end
$var wire 1 W LMASK|bit1|int_q~q $end
$var wire 1 X mux2|y[1]~1_combout $end
$var wire 1 Y Display|b2v_bit1|int_q~q $end
$var wire 1 Z LMASK|shiftOp2~combout $end
$var wire 1 [ LMASK|bit2|int_q~q $end
$var wire 1 \ mux2|y[2]~2_combout $end
$var wire 1 ] Display|b2v_bit2|int_q~q $end
$var wire 1 ^ LMASK|shiftOp3~combout $end
$var wire 1 _ LMASK|bit3|int_q~q $end
$var wire 1 ` mux2|y[3]~3_combout $end
$var wire 1 a Display|b2v_bit3|int_q~q $end
$var wire 1 b LMASK|shiftOp4~combout $end
$var wire 1 c LMASK|bit4|int_q~q $end
$var wire 1 d mux2|y[4]~4_combout $end
$var wire 1 e Display|b2v_bit4|int_q~q $end
$var wire 1 f LMASK|shiftOp5~combout $end
$var wire 1 g LMASK|bit5|int_q~q $end
$var wire 1 h mux2|y[5]~5_combout $end
$var wire 1 i Display|b2v_bit5|int_q~q $end
$var wire 1 j LMASK|shiftOp6~combout $end
$var wire 1 k LMASK|bit6|int_q~q $end
$var wire 1 l mux2|y[6]~6_combout $end
$var wire 1 m Display|b2v_bit6|int_q~q $end
$var wire 1 n LMASK|shiftOp7~combout $end
$var wire 1 o LMASK|bit7|int_q~q $end
$var wire 1 p mux2|y[7]~7_combout $end
$var wire 1 q Display|b2v_bit7|int_q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
1%
1&
1'
0/
0.
0-
0,
0+
0*
0)
0(
x0
01
12
x3
14
15
16
07
08
09
1:
1;
1<
1=
0>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
1S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
$end
#1000
1!
18
19
00
1A
1>
1p
1P
#2000
0$
0&
0%
0!
0Q
0?
0U
08
09
10
0R
1B
1V
#3000
1!
18
19
00
1W
1C
1q
1T
1X
1Z
1D
1l
1(
1/
#4000
0!
08
09
10
#5000
1!
18
19
00
1[
1E
1m
1Y
1\
1^
1F
1h
1)
1.
#6000
0'
0!
0;
08
09
10
0h
0l
0p
#7000
1!
18
19
00
1_
0q
0m
1]
1`
1b
0(
0)
1-
#8000
0#
1'
0!
0:
1;
08
09
10
0P
0X
0\
0`
1h
1l
1p
#9000
1!
18
19
00
1G
1q
1m
1i
0]
0Y
0T
1H
1d
1(
1)
1*
0-
0.
0/
#10000
0'
0!
0;
08
09
10
1P
1R
0S
1X
1\
1`
0d
0h
0l
0p
#11000
1!
18
19
00
#12000
0!
08
09
10
#13000
1!
18
19
00
#14000
0"
0!
0=
08
09
10
0_
0[
0W
0G
0E
0C
0A
0>
0q
0m
0i
0`
0b
0\
0^
0X
0Z
0H
0F
0D
0B
0P
0V
0(
0)
0*
#15000
1!
18
19
00
#16000
1#
1'
1"
0!
1:
1;
1=
08
09
10
0R
1S
#17000
1!
18
19
00
1A
1>
1B
1p
1P
1V
#18000
0#
0'
0!
0:
0;
08
09
10
1R
0S
0p
#19000
1!
18
19
00
#20000
