#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 06 11:35:39 2019
# Process ID: 13372
# Log file: C:/Users/yizii/Desktop/SOC/lab2/vivado.log
# Journal file: C:/Users/yizii/Desktop/SOC/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yizii/Desktop/SOC/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/XLInux/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 776.957 ; gain = 216.293
save_project_as lab3 C:/Users/yizii/Desktop/SOC/lab3 -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 796.824 ; gain = 7.004
open_bd_design {C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - bottons
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 829.305 ; gain = 32.480
set_property  ip_repo_paths  C:/Users/yizii/Desktop/SOC/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip_0]
set_property location {1 298 118} [get_bd_cells led_ip_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip_0/S00_AXI]
</led_ip_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
startgroup
create_bd_port -dir O -from 3 -to 0 LED
connect_bd_net [get_bd_pins /led_ip_0/LED] [get_bd_ports LED]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000[ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 941.523 ; gain = 40.297
add_files -fileset constrs_1 -norecurse C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zybo.xdc
import_files -fileset constrs_1 C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zybo.xdc
generate_target all [get_files  C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bottons .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_led_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.891 ; gain = 53.156
save_bd_design
Wrote  : <C:/Users/yizii/Desktop/SOC/lab3/lab3.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun 06 11:40:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab3/lab3.runs/synth_1/runme.log
[Thu Jun 06 11:40:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab3/lab3.runs/impl_1/runme.log
save_project_as lab4 C:/Users/yizii/Desktop/SOC/lab4 -force
Wrote  : <C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd> 
save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.793 ; gain = 0.000
file copy -force C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf

reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library work [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/hdl/system_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/hdl/system.v" into library work [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/hdl/system.v:1]
[Thu Jun 06 11:48:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jun 06 11:52:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1237.117 ; gain = 1.441
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1237.117 ; gain = 1.441
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.961 ; gain = 279.066
ERROR: [#UNDEF] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
ERROR: [#UNDEF] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
ERROR: [#UNDEF] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun 06 13:27:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/runme.log
file copy -force C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf

file copy -force C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd}
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1726.844 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun 06 13:58:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1746.289 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1746.289 ; gain = 0.000
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.289 ; gain = 0.000
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.598 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.598 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab2/.Xil/Vivado-13372-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1756.598 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1756.598 ; gain = 0.000
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.598 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1757.504 ; gain = 0.906
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/bottons/U0'
Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1757.504 ; gain = 0.000
open_bd_design {C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/yizii/Desktop/SOC/lab4/lab4.srcs/sources_1/bd/system/system.bd> 
file copy -force C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/yizii/Desktop/SOC/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_project_as lab6SOC C:/Users/yizii/Desktop/SOC/lab6SOC -force
Wrote  : <C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.srcs/sources_1/bd/system/system.bd> 
save_project_as: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.492 ; gain = 0.000
file copy -force C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab6SOC/lab6SOC.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
