
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.88.1.el7.x86_64) on Thu May 18 22:58:00 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:139:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:112
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:157
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:190
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:219
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:250
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:292
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:66:322
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:70:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:70:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:74:86
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:74:90
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:74:95
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:74:99
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:78:91
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:78:96
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:88:94
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:88:99
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:113:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:113:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:114:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:114:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:114:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:115:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:115:27
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:75:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:92:5
WARNING: [HLS 214-167] There are a total of 6 such instances of non-canonical statements in the dataflow region: /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:75:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file /home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 49143 ; free virtual = 116695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 49143 ; free virtual = 116695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:452).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 02:56:29 ; elapsed = 02:56:51 . Memory (MB): peak = 31419.090 ; gain = 30899.051 ; free physical = 18931 ; free virtual = 86519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 03:39:50 ; elapsed = 03:40:12 . Memory (MB): peak = 31419.090 ; gain = 30899.051 ; free physical = 18928 ; free virtual = 86519
INFO: [XFORM 203-1101] Packing variable 'in1.layer.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:38) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in2.layer.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:39) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out.layer.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:40) into a 1024-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:75) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:82) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:92) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:100) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.5' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:120) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.6' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:129) in function 'alveo_hls4ml' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ConcatLoopHeight' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_merge_stream.h:372) in function 'nnet::concatenate2d_1_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CloneLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_stream.h:84) in function 'nnet::clone_stream_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:435:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:201) in function 'nnet::bidirectional_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:435:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:77) in function 'alveo_hls4ml' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:84) in function 'alveo_hls4ml' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:94) in function 'alveo_hls4ml' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:102) in function 'alveo_hls4ml' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:122) in function 'alveo_hls4ml' completely with a factor of 74.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:131) in function 'alveo_hls4ml' completely with a factor of 74.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_merge_stream.h:374) in function 'nnet::concatenate2d_1_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_merge_stream.h:379) in function 'nnet::concatenate2d_1_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:110) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:189) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:201) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_stream.h:86) in function 'nnet::clone_stream_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:110) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:189) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:201) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:685) in function 'nnet::gru_stack_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:704) in function 'nnet::gru_stack_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:713) in function 'nnet::gru_stack_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:440) in function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Data' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:81) in function 'nnet::dense_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Res' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:89) in function 'nnet::dense_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:203) in function 'nnet::bidirectional_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:216) in function 'nnet::bidirectional_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:760) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:773) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:782) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:760) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:773) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:782) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:455) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:481) in function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:440) in function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:98:1) and reshape directive (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:51:1) on the same variable 'w13.V'  may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:98:1) and reshape directive (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:51:1) on the same variable 'w12.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'in_buf1.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'in_buf2.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:56) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'out_buf.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:58) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'w13.V'  in dimension 1 with a block factor of 70.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:696) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'wr6.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w4.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:765) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:765) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream2' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:76) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_cpy1.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_cpy2.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out' .
INFO: [XFORM 203-101] Partitioning array 'h_state.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:681) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:758) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:758) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backward_gru_1_gru_cell_1_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_gru_cell_2_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w13.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'w12.V' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'w12.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:184) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_save.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:187) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_normal.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:191) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'temp_reverse.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:193) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'forwardgru_out'  in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'backwardgru_out'  in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'in_stream1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_stream2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_stream' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_cpy1.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_cpy2.V.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:75) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'h_newstate.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:758) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'h_newstate.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:681) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:462) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>::activation' into 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:75)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:82)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_2' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:92)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_3' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:100)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_4' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:120)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_5' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:129)  to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:72)  of function 'alveo_hls4ml'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::bidirectional_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::dense_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::gru_stack_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::clone_stream_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>'
	 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>'
	 'nnet::concatenate2d_1_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 8 process function(s): 
	 'dataflow_in_loop.entry370'
	 'Loop_0_proc'
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_3_proc'
	 'myproject'
	 'Loop_4_proc'
	 'Loop_5_proc'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i32P.i6' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i560P.i2' into 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:77->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:276->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:198->/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:114).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 04:29:28 ; elapsed = 04:29:50 . Memory (MB): peak = 31419.090 ; gain = 30899.051 ; free physical = 18872 ; free virtual = 86474
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:104:78) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:104:78) in function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config6>' to 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:420)
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:420)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config6_recr>' to 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config6_recr>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:125)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config2_recr>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_activation.h:125)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:64:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv_stream.h:64:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:415)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<8,2,5,3,0>,config2_f>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:769:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<8,2,5,3,0>,config2_b>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:769:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'gru_stack_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:672)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:14)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_2>' to 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_1>' to 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_1>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' to 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' to 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_1>.1' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_stream.h:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::concatenate2d_1_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'concatenate2d_1_array<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config11>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_merge_stream.h:372:64)
WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 292>' to 'clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_stream.h:83)
WARNING: [XFORM 203-631] Renaming function 'nnet::bidirectional_array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'bidirectional_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2>' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:178)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 73 on port 'in2.layer.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:86:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 73 on port 'in1.layer.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:785:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_recurrent.h:785:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_normal[0].V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:206:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_reverse[0].V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_bidirectional.h:207:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:125:13)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf1.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:79:2)
INFO: [HLS 200-472] Inferring partial write operation for 'in_buf2.V' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/alveo_hls4ml.cpp:86:2)
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:104) in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_sepconv1d_stream.h:104) in function 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>': loop nest is not flattened.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_1>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/5_18/LFADs_throughput_8bits_v4/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_1>.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_1>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_1>.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 04:31:42 ; elapsed = 04:32:04 . Memory (MB): peak = 31451.082 ; gain = 30931.043 ; free physical = 18636 ; free virtual = 86240
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.entry370140' to 'dataflow_in_loop_entry370140'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_1>.1' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_2>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config2_recr>' to 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config2>' to 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_f>' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<8,2,5,3,0>,config2_f>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_b>' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<8,2,5,3,0>,config2_b>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2>' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>' to 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config4>' to 'dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_1>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_2>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config6_recr>' to 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config6>' to 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6>' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6>' to 'gru_stack_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config12>' to 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292>' to 'clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<8,2,5,3,0>,config13>' to 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate2d_1_array<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config11>' to 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_entry370140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16324.9 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.67 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.03 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.29 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.84 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.44 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.33 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.74 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.47 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.31 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.06 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.22 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, sigmoid_config6_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.02 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.66 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, tanh_config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.11 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.93 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.29 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConcatLoopHeight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.44 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.55 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.14 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.82 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.4 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_entry370140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_entry370140'.
INFO: [HLS 200-111]  Elapsed time: 9.31 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_8ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_8ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_1_1'.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 11.99 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s_sigmoid_table14' to 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s_sigmoid_bkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 11.51 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 6.2 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_cell_2_weight2_V' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_cell_2_recurrent_weight2_V' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_dEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_8s_8s_14ns_14_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 8.68 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 12.28 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_weight2_V' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_geOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_recurrent_weight2_V' to 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_gfYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_8s_8s_14ns_14_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 10.52 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_8_2_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 12.6 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_0_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_1_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_2_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_3_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_4_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_5_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_6_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_7_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_8_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_9_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_10_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_11_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_12_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_13_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_14_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_15_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_16_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_17_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_18_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_19_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_20_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_21_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_22_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_23_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_24_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_25_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_26_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_27_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_28_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_29_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_30_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_31_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_32_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_33_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_34_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_35_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_36_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_37_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_38_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_39_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_40_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_41_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_42_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_43_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_44_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_45_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_46_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_47_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_48_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_49_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_50_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_51_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_52_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_53_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_54_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_55_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_norm9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_56_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_57_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_58_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_59_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_60_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_61_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_62_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_63_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_64_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_65_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_66_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_67_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_68_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normal_69_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_0_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_1_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_2_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_3_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_4_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_5_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_6_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_7_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_8_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_9_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_10_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_11_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_12_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_13_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_14_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_15_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_16_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_17_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_18_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_19_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_20_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_21_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_22_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_23_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_24_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_25_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_26_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_27_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_28_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_29_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_30_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_31_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_32_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_33_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_34_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_35_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_36_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_37_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revebZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_38_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_39_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_40_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_41_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_42_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_43_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_44_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_45_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_46_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_47_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_48_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_49_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_50_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_51_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_52_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_53_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_54_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_55_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revechv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_56_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_57_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_58_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_59_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reveclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_60_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_61_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_62_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_63_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_64_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_65_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_66_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_67_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revectx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_68_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_reverse_69_V' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_revecvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_0' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_1' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_2' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_3' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_4' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_5' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_6' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_7' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_8' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_9' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_10' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_11' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_12' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_13' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_14' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_15' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_16' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_17' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_18' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_19' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_20' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_21' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_22' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_23' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_24' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_25' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_26' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_27' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_28' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_29' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_30' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_31' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_32' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_33' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_34' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_35' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_36' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_37' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_38' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_39' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_40' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_41' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_42' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_43' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_44' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_45' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_46' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_47' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_48' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_49' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_50' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_51' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_52' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_53' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_54' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_55' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_56' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_57' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_58' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_59' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_60' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_61' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_62' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgru_out_63' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_forwardgrdxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_0' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_1' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_2' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_3' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_4' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_5' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_6' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_7' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_8' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_9' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_10' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_11' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_12' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_13' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_14' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_15' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_16' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_17' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_18' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_19' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_20' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_21' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_22' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_23' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_24' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_25' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_26' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_27' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_28' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_29' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_30' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_31' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_32' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_33' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_34' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_35' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_36' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_37' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgd9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_38' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_39' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_40' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_41' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_42' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_43' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_44' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_45' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_46' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_47' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_48' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_49' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_50' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgemP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_51' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_52' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_53' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_54' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_55' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgerQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_56' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgesQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_57' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgetR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_58' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_59' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgevR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_60' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_61' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_62' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgeyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgru_out_63' to 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_backwardgezS' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_15ns_28_4_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 12.61 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_1287_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 18.09 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_1_s'.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_2_s'.
INFO: [HLS 200-111]  Elapsed time: 11.23 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s_sigmoid_table3' to 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s_sigmoid_eAS' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config6_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 10.8 seconds; current allocated memory: 2.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 7.85 seconds; current allocated memory: 2.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_8s_8s_14ns_14_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 9.12 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.25 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_s'.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_560_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 5.93 seconds; current allocated memory: 2.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11_U0' to 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11eBS' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 6.74 seconds; current allocated memory: 2.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_4_proc'.
INFO: [HLS 200-111]  Elapsed time: 18.48 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_8ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_5_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 2.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d73_A' is changed to 'fifo_w8_d73_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in1_layer_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_in2_layer_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_out_layer_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 2.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in1_layer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in2_layer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_layer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in1_layer_V', 'in2_layer_V' and 'out_layer_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 16.43 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.58 MHz
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_sigmoid_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_sigmoid_config2_recr_s_sigmoid_bkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_tanh_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_tanh_config2_s_tanh_table12_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_cud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_cud_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_dEe' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_f_s_forward_gru_gru_dEe_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_geOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_geOg_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_gfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_b_s_backward_gru_1_gfYi_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_s_temp_normg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_s_w4_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_1_s_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_2_s_wr6_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_0_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_1_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_2_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_3_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_4_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_5_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_6_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_7_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_8_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_9_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_10_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_11_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_12_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_13_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_14_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_15_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_16_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_17_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_18_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_19_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_20_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_21_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_22_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_23_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_24_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_25_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_26_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_27_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_28_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_29_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_30_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_31_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_32_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_33_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_34_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_35_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_36_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_37_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_38_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_39_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_40_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_41_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_42_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_43_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_44_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_45_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_46_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_47_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_48_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_49_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_50_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_51_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_52_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_53_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_54_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_55_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_56_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_57_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_58_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_59_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_60_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_61_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_62_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_63_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_0_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_1_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_2_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_3_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_0_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_1_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_2_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy1_3_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_0_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_1_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_2_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_cpy2_3_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_0_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_64_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_65_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_66_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_67_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_68_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_69_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_U0_U(alveo_hls4ml_start_for_dense_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_U0_U(alveo_hls4ml_start_for_clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_8_2_5_3_0_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11eBS_U(alveo_hls4ml_start_for_concatenate2d_1_array_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config11eBS)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c_U(alveo_hls4ml_fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c1_U(alveo_hls4ml_fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in1_layer_V_offset_c_U(alveo_hls4ml_fifo_w57_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2_layer_V_offset_c_U(alveo_hls4ml_fifo_w57_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_layer_V_offset_c_U(alveo_hls4ml_fifo_w57_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c2_U(alveo_hls4ml_fifo_w13_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_03_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_110_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_211_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_312_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_413_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_514_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_615_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_716_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_817_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_918_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1019_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1120_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1221_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1322_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1423_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1524_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1625_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1726_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1827_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1928_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2029_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2130_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2231_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2332_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2433_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2534_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2635_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2736_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2837_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2938_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3039_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3140_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3241_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3342_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3443_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3544_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3645_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3746_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3847_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3948_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4049_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4150_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4251_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4352_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4453_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4554_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4655_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4756_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4857_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4958_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5059_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5160_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5261_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5362_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5463_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5564_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5665_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5766_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5867_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5968_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6069_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6170_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6271_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6372_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6473_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6574_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6675_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6776_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6877_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6978_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_079_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_180_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_281_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_382_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_483_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_584_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_685_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_786_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_887_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_988_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1089_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1190_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1291_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1392_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1493_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1594_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1695_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1796_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1897_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1998_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_2099_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_21100_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_22101_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_23102_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_24103_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_25104_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_26105_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_27106_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_28107_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_29108_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_30109_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_31110_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_32111_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_33112_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_34113_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_35114_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_36115_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_37116_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_38117_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_39118_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_40119_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_41120_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_42121_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_43122_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_44123_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_45124_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_46125_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_47126_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_48127_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_49128_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_50129_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_51130_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_52131_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_53132_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_54133_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_55134_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_56135_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_57136_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_58137_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_59138_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_60139_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_61140_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_62141_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_63142_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_0143_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_1144_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_2145_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_3146_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_4147_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_5148_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_6149_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_7150_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_8151_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_9152_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_10153_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_11154_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_12155_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_13156_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_14157_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_15158_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_16159_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_17160_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_18161_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_19162_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_20163_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_21164_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_22165_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_23166_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_24167_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_25168_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_26169_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_27170_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_28171_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_29172_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_30173_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_31174_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_32175_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_33176_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_34177_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_35178_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_36179_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_37180_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_38181_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_39182_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_40183_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_41184_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_42185_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_43186_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_44187_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_45188_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_46189_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_47190_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_48191_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_49192_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_50193_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_51194_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_52195_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_53196_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_54197_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_55198_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_56199_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_57200_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_58201_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_59202_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_60203_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_61204_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_62205_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_63206_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_64207_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_65208_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_66209_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_67210_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_68211_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_69212_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_70213_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_71214_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_72215_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_73216_U(alveo_hls4ml_fifo_w8_d73_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(alveo_hls4ml_start_for_myproject_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_4_proc_U0_U(alveo_hls4ml_start_for_Loop_4_proc_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 04:40:14 ; elapsed = 04:42:22 . Memory (MB): peak = 31451.082 ; gain = 30931.043 ; free physical = 18135 ; free virtual = 86217
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf1_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_in_buf2_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_dataflow_in_loop_out_buf_V_memcore using a single memory for all blocks

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri May 19 03:40:44 2023...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 16964.5 seconds; peak allocated memory: 2.668 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri May 19 03:40:45 2023...
