Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:20 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:16:21 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:16:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:16:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:16:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:16:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:16:22 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:16:43 on Apr 25,2018, Elapsed time: 0:00:21
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:44 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:16:44 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:44 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:16:45 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:16:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:16:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:16:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:16:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:46 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:16:46 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:46 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:16:46 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:46 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:16:46 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:47 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:16:47 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:16:48 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:17:08 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:17:10 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:17:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:17:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:17:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:17:10 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:10 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:17:11 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:11 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:17:11 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:11 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:17:11 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:11 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:17:11 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:11 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:17:11 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:17:11 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:17:31 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:32 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:17:33 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:17:33 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:17:33 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:17:33 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:33 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:34 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:17:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:17:34 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:17:54 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:55 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:17:55 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:55 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:17:55 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:55 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:56 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:17:56 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:57 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:17:57 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:17:57 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:18:19 on Apr 25,2018, Elapsed time: 0:00:22
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:20 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:18:20 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:20 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:21 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:18:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:18:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:22 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:18:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:18:22 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:18:42 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:43 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:18:44 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:44 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:18:44 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:44 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:18:44 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:44 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:18:45 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:18:46 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:19:06 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and16
# -- Compiling architecture rtl of and16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of Dmux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_vhdl
# -- Compiling architecture rtl of nand_vhdl
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity not16
# -- Compiling architecture rtl of not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 18:19:08 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:08 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/DMux8Way16.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture fds of BinaryDigit
# -- Compiling entity DMux8Way16
# -- Compiling architecture rtl of DMux8Way16
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4k
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 18:19:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:08 on Apr 25,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 18:19:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:08 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:09 on Apr 25,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 18:19:09 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 18:19:09 on Apr 25,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(rtl)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(fds)
# Loading work.flipflopd(arch)
# Loading work.mux2way(rtl)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.comparador16(rtl)
# Loading work.pc(arch)
# Loading work.inc16(rtl)
# Loading work.halfadder(rtl)
# Loading work.memoryio(logic)
# Loading work.dmux4way(rtl)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 17576 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/S/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/S/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# End time: 18:19:29 on Apr 25,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/
-------------------------
- Assembling files .... 
-------------------------
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/abs.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/abs.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/add.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/add.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/div.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/div.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/exemplo.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/exemplo.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/factorial.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/factorial.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/matrizDeterminante.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/matrizDeterminante.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/max.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/max.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/mod.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/mod.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/mov.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/mov.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/mult.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/mult.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/pow.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/pow.hack
Compiling C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../../F-Assembly/src/nasm/sub.nasm to C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/sub.hack
-------------------------
- Simulating .... 
-------------------------
Simulating ..\bin\hack\sub.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/sub/sub0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/sub.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/sub/sub0_end.mif
 ( 23.50 seconds)
Simulating ..\bin\hack\add.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/add/add0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/add.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/add/add0_end.mif
 ( 25.29 seconds)
Simulating ..\bin\hack\max.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/max/max0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/max.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/max/max0_end.mif
 ( 23.11 seconds)
Simulating ..\bin\hack\max.mif teste : 1
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/max/max1_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/max.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/max/max1_end.mif
 ( 22.51 seconds)
Simulating ..\bin\hack\mov.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/mov/mov0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/mov.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/mov/mov0_end.mif
 ( 25.11 seconds)
Simulating ..\bin\hack\abs.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/abs/abs0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/abs.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/abs/abs0_end.mif
 ( 23.34 seconds)
Simulating ..\bin\hack\abs.mif teste : 1
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/abs/abs1_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/abs.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/abs/abs1_end.mif
 ( 24.04 seconds)
Simulating ..\bin\hack\mult.mif teste : 0
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/mult/mult0_in.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../bin/hack/mult.mif
C:\Users\vf_ga\OneDrive\Documentos\3Semestre\Elementos\Z01---Grupo-H\Projetos\G-Computador\script/../tests/tst/mult/mult0_end.mif
 ( 23.47 seconds)
-------------------------
- Testando .... 
-------------------------
Starting  sub0 ....
[31mfaill[0m    sub0
    endereco RAM : 2
        esperado : 0000000000000101
          obtido : 0000000000000000
Starting  add0 ....
[32mpass[0m    add0
Starting  max0 ....
[31mfaill[0m    max0
    endereco RAM : 2
        esperado : 0000000000001001
          obtido : 0000000000000000
Starting  max1 ....
[32mpass[0m    max1
Starting  mov0 ....
[31mfaill[0m    mov0
    endereco RAM : 0
        esperado : 0100000000000110
          obtido : 1000000000000111
Starting  abs0 ....
[31mfaill[0m    abs0
    endereco RAM : 0
        esperado : 0000000000000001
          obtido : 0000000000000000
Starting  abs1 ....
[31mfaill[0m    abs1
    endereco RAM : 0
        esperado : 0000000000000001
          obtido : 0000000000000000
Starting  mult0 ....
[31mfaill[0m    mult0
    endereco RAM : 3
        esperado : 0000000000010000
          obtido : 0000000000000000
==== Summary ===================================
[31mfail[0m    sub teste 0
[32mpass[0m    add teste: 0
[31mfail[0m    max teste 0
[32mpass[0m    max teste: 1
[31mfail[0m    mov teste 0
[31mfail[0m    abs teste 0
[31mfail[0m    abs teste 1
[31mfail[0m    mult teste 0
