
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Sep 22 11:16:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc
# synth_design -top golden_ratio -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top golden_ratio -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 995940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2198.156 ; gain = 439.797 ; free physical = 1210 ; free virtual = 12322
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'golden_ratio' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/golden_ratio.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_5.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mux_5.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_6.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_7.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_absf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_absf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_not_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_not_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_v2_repeating_init_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_v2_repeating_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_8.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_8.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_init_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_2.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_12.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_12.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_14.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_dataless' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_14.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_15.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_5.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_passer_6.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_fifo' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_fifo_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_buffer_16.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_buff' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointDivider' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1748]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable14' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2293]
INFO: [Synth 8-638] synthesizing module 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1193]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1194]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1201]
INFO: [Synth 8-256] done synthesizing module 'selFunction_Freq630_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1193]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable13' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2310]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable12' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2327]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable11' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2344]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable10' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2361]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable9' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2378]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable8' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2395]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable7' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2412]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable6' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2429]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable5' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2446]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable4' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2463]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable3' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2480]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable2' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2497]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable1' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2514]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointDivider' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1748]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_divf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_or_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_regblock' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_join' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_join_and_n' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_join' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'golden_ratio' (0#1) [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/golden_ratio.vhd:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2526]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2509]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2492]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2475]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2458]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2441]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2424]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2407]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2390]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2373]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2356]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2339]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2322]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2305]
WARNING: [Synth 8-7129] Port clk in module handshake_sink_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_6_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_6_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_5_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_5_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_absf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_absf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_absf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.664 ; gain = 664.305 ; free physical = 910 ; free virtual = 12024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2428.602 ; gain = 670.242 ; free physical = 936 ; free virtual = 12050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2428.602 ; gain = 670.242 ; free physical = 936 ; free virtual = 12050
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2428.602 ; gain = 0.000 ; free physical = 935 ; free virtual = 12049
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.223 ; gain = 0.000 ; free physical = 975 ; free virtual = 12088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2479.258 ; gain = 0.000 ; free physical = 975 ; free virtual = 12088
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2479.258 ; gain = 720.898 ; free physical = 997 ; free virtual = 12110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.227 ; gain = 728.867 ; free physical = 997 ; free virtual = 12110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.227 ; gain = 728.867 ; free physical = 997 ; free virtual = 12111
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1107]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM_d1_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2269]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP_d2_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2268]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP_d1_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2267]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw3_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2009]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw6_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1998]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw9_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1987]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw12_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1976]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d17_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2035]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d16_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2034]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d15_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2033]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d14_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2032]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d13_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2031]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d12_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2030]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d11_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2029]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d10_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2028]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d9_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2027]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d8_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2026]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d7_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2025]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d6_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2024]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d5_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2023]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d4_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2022]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d3_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2021]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d2_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2020]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d1_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2019]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d18_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2053]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d17_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2052]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d16_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2051]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d15_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2050]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d14_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2049]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d13_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2048]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d12_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2047]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d11_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2046]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d10_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2045]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d9_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2044]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d8_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2043]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d7_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2042]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d6_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2041]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d5_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2040]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d4_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2039]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d3_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d2_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2037]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d1_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2036]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.227 ; gain = 728.867 ; free physical = 1015 ; free virtual = 12130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 3     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 14    
	   3 Input   20 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 3     
	   4 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input     27 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               47 Bit    Registers := 2     
	               34 Bit    Registers := 30    
	               32 Bit    Registers := 10    
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 33    
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 19    
	               23 Bit    Registers := 3     
	               19 Bit    Registers := 14    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 274   
	                1 Bit    Registers := 308   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input   28 Bit        Muxes := 15    
	   3 Input   27 Bit        Muxes := 14    
	   2 Input   26 Bit        Muxes := 15    
	   2 Input   25 Bit        Muxes := 14    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'absq1D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2018]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq2D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2015]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq3D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2012]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq4D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2007]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq5D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2004]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq6D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:2001]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq7D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1996]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq8D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1993]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq9D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1990]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq10D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1985]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq11D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1982]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq12D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1979]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq13D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1974]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq14D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/hdl/flopoco_ip_cores.vhd:1971]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2535.250 ; gain = 776.891 ; free physical = 1126 ; free virtual = 12224
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_4 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_5 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|selFunction_Freq630_uid4 | Y0                    | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable14/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable13/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable12/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable11/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable10/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable9/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable8/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable7/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable6/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable5/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable4/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable3/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable2/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable1/Y0  | 512x3         | LUT            | 
+-------------------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2535.250 ; gain = 776.891 ; free physical = 1072 ; free virtual = 12173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2580.297 ; gain = 821.938 ; free physical = 1102 ; free virtual = 12200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2624.320 ; gain = 865.961 ; free physical = 1053 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 940 ; free virtual = 12039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 940 ; free virtual = 12038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 947 ; free virtual = 12047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 946 ; free virtual = 12047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 946 ; free virtual = 12047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 946 ; free virtual = 12047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|golden_ratio | mulf0/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | mulf0/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | addf0/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|golden_ratio | addf0/ip/fracAdder/X_0_d5_reg[10]                     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | addf0/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|golden_ratio | addf0/ip/fracAdder/X_1_d5_reg[13]                     | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|golden_ratio | addf0/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | addf0/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf0/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf0/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf0/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | addf0/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | mulf1/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | mulf1/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | subf0/operator/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|golden_ratio | subf0/operator/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | subf0/operator/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|golden_ratio | subf0/operator/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|golden_ratio | subf0/operator/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | subf0/operator/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | subf0/operator/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | subf0/operator/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | subf0/operator/EffSub_d8_reg                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf1/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|golden_ratio | addf1/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | addf1/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|golden_ratio | addf1/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|golden_ratio | addf1/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|golden_ratio | addf1/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf1/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf1/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | addf1/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | addf1/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[26]                                | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[24]                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[22]                                | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[20]                                | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[18]                                | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[16]                                | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[14]                                | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[12]                                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[10]                                | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[8]                                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qM_d1_reg[6]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[26]                                | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|golden_ratio | divf0/ip/qP_d2_reg[23]                                | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[21]                                | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[19]                                | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[17]                                | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[15]                                | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[13]                                | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[11]                                | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[9]                                 | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[7]                                 | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[5]                                 | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/qP_d2_reg[3]                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|golden_ratio | divf0/ip/expR0_d20_reg[8]                             | 20     | 9     | NO           | YES                | YES               | 0      | 9       | 
|golden_ratio | divf0/ip/exnR0_d20_reg[1]                             | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|golden_ratio | divf0/ip/sR_d20_reg                                   | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   241|
|2     |DSP48E1 |     4|
|3     |LUT1    |    82|
|4     |LUT2    |   373|
|5     |LUT3    |   706|
|6     |LUT4    |   285|
|7     |LUT5    |   494|
|8     |LUT6    |  1233|
|9     |MUXF7   |    13|
|10    |SRL16E  |   230|
|11    |SRLC32E |    15|
|12    |FDRE    |  2836|
|13    |FDSE    |    61|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.133 ; gain = 971.773 ; free physical = 945 ; free virtual = 12046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2730.133 ; gain = 921.117 ; free physical = 945 ; free virtual = 12046
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2730.141 ; gain = 971.773 ; free physical = 945 ; free virtual = 12046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.141 ; gain = 0.000 ; free physical = 1123 ; free virtual = 12224
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/period_5.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.160 ; gain = 0.000 ; free physical = 1161 ; free virtual = 12262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 375ca86a
INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 189 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 2786.195 ; gain = 1215.930 ; free physical = 1160 ; free virtual = 12259
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2240.839; main = 2166.694; forked = 333.315
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3592.316; main = 2786.164; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3051.809 ; gain = 161.836 ; free physical = 906 ; free virtual = 12005

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3051.809 ; gain = 0.000 ; free physical = 906 ; free virtual = 12005

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848
Phase 1 Initialization | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d7efa6c3

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 749 ; free virtual = 11848

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 248018535

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 748 ; free virtual = 11847
Retarget | Checksum: 248018535
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 248018535

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 756 ; free virtual = 11855
Constant propagation | Checksum: 248018535
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 756 ; free virtual = 11855
Phase 5 Sweep | Checksum: 1bc469b09

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3214.746 ; gain = 0.000 ; free physical = 756 ; free virtual = 11855
Sweep | Checksum: 1bc469b09
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1bc469b09

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850
BUFG optimization | Checksum: 1bc469b09
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bc469b09

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850
Shift Register Optimization | Checksum: 1bc469b09
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bc469b09

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850
Post Processing Netlist | Checksum: 1bc469b09
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 751 ; free virtual = 11850
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850
Phase 9 Finalization | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3246.762 ; gain = 32.016 ; free physical = 751 ; free virtual = 11850

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 751 ; free virtual = 11850

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 751 ; free virtual = 11850

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 751 ; free virtual = 11850
Ending Netlist Obfuscation Task | Checksum: 1e96cc33b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 751 ; free virtual = 11850
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 705 ; free virtual = 11804
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1527f32b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 705 ; free virtual = 11804
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 705 ; free virtual = 11804

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144f1cbdd

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3246.762 ; gain = 0.000 ; free physical = 780 ; free virtual = 11881

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3109a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 718 ; free virtual = 11819

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3109a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 718 ; free virtual = 11819
Phase 1 Placer Initialization | Checksum: 1e3109a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 715 ; free virtual = 11816

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184d9d637

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 818 ; free virtual = 11919

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 218c21300

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 824 ; free virtual = 11925

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 218c21300

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 824 ; free virtual = 11925

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 206a81761

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 802 ; free virtual = 11903

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1655aac1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 798 ; free virtual = 11899

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 75 LUTNM shape to break, 28 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 67, total 75, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 75 LUTs, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 52 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 47 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 11866
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 11866

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           75  |              7  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           47  |              0  |                    27  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          122  |              7  |                   109  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2075cd40b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 787 ; free virtual = 11888
Phase 2.5 Global Place Phase2 | Checksum: 2920b58f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 789 ; free virtual = 11890
Phase 2 Global Placement | Checksum: 2920b58f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 789 ; free virtual = 11890

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 277373efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 788 ; free virtual = 11889

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24b135863

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 717 ; free virtual = 11818

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a9df14c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 717 ; free virtual = 11818

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 308e47460

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 717 ; free virtual = 11818

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2d31ef1e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 749 ; free virtual = 11850

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2bc90ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 751 ; free virtual = 11852

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25f7315b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 751 ; free virtual = 11852

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25cf15740

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 751 ; free virtual = 11852

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e3404868

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 754 ; free virtual = 11856
Phase 3 Detail Placement | Checksum: 1e3404868

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 754 ; free virtual = 11856

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1850c3cd9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.377 | TNS=-10475.390 |
Phase 1 Physical Synthesis Initialization | Checksum: 187c2d220

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 725 ; free virtual = 11826
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 252d68efc

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 684 ; free virtual = 11797
Phase 4.1.1.1 BUFG Insertion | Checksum: 1850c3cd9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 674 ; free virtual = 11776

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.461. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 182e0299d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
Phase 4.1 Post Commit Optimization | Checksum: 182e0299d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 182e0299d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 182e0299d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
Phase 4.3 Placer Reporting | Checksum: 182e0299d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11872

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1554adb42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
Ending Placer Task | Checksum: 12addab71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 39.043 ; free physical = 771 ; free virtual = 11872
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 760 ; free virtual = 11861
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.32s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 760 ; free virtual = 11861

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.309 | TNS=-8687.300 |
Phase 1 Physical Synthesis Initialization | Checksum: 2423ab716

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 11867
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.309 | TNS=-8687.300 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2423ab716

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 11866

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.309 | TNS=-8687.300 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[1].  Re-placed instance subf0/operator/roundingAdder/X_1_d1_reg[1]
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.293 | TNS=-8627.941 |
INFO: [Physopt 32-663] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0].  Re-placed instance subf0/operator/roundingAdder/X_1_d1_reg[0]
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.292 | TNS=-8617.925 |
INFO: [Physopt 32-663] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[4].  Re-placed instance subf0/operator/roundingAdder/X_1_d1_reg[4]
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.290 | TNS=-8610.188 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer4/control/sfracX1__0. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_41_comp.
INFO: [Physopt 32-735] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.280 | TNS=-8609.981 |
INFO: [Physopt 32-702] Processed net buffer4/control/Mint_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer4/control/Mint_i_48_n_0. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_48_comp.
INFO: [Physopt 32-735] Processed net buffer4/control/buffer21_outs[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.274 | TNS=-8609.773 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_1_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/A[17]. Critical path length was reduced through logic transformation on cell buffer7/control/Mint_i_23__0_comp.
INFO: [Physopt 32-735] Processed net buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.269 | TNS=-8609.652 |
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/D[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.253 | TNS=-8602.878 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.249 | TNS=-8600.909 |
INFO: [Physopt 32-702] Processed net buffer4/control/dataReg_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net buffer14/fifo/control/passer18_result_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.211 | TNS=-8578.741 |
INFO: [Physopt 32-702] Processed net buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer7/control/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/D[30]. Critical path length was reduced through logic transformation on cell buffer7/control/outs[30]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.210 | TNS=-8577.686 |
INFO: [Physopt 32-702] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/x0_ready_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net buffer14/fifo/control/passer3_result_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.195 | TNS=-8570.634 |
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_3_comp_1.
INFO: [Physopt 32-735] Processed net buffer14/fifo/control/passer3_result_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.188 | TNS=-8528.928 |
INFO: [Physopt 32-134] Processed net buffer7/control/Mint_i_49_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net buffer7/control/Mint_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/Mint_i_49_n_0. Critical path length was reduced through logic transformation on cell buffer7/control/Mint_i_49_comp.
INFO: [Physopt 32-735] Processed net buffer7/control/D[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.175 | TNS=-8528.331 |
INFO: [Physopt 32-702] Processed net buffer7/control/D[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/D[29]. Critical path length was reduced through logic transformation on cell buffer7/control/outs[29]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-8528.091 |
INFO: [Physopt 32-702] Processed net buffer7/control/D[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/D[28]. Critical path length was reduced through logic transformation on cell buffer7/control/outs[28]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.158 | TNS=-8527.171 |
INFO: [Physopt 32-710] Processed net buffer7/control/Mint_i_49_n_0. Critical path length was reduced through logic transformation on cell buffer7/control/Mint_i_49_comp_1.
INFO: [Physopt 32-735] Processed net buffer7/control/D[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.141 | TNS=-8526.440 |
INFO: [Physopt 32-702] Processed net buffer7/control/D[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/control/D[27]. Critical path length was reduced through logic transformation on cell buffer7/control/outs[27]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.131 | TNS=-8526.063 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/mux5_outs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/i__i_2_comp.
INFO: [Physopt 32-735] Processed net buffer3/control/buffer1_outs_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.129 | TNS=-8514.053 |
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/p_2_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp.
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[7].regblock/transmitValue_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.127 | TNS=-8512.002 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/mux5_outs[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net divf0/ip/sR_d20_reg_0[30].  Re-placed instance divf0/ip/dataReg[30]_i_1
INFO: [Physopt 32-735] Processed net divf0/ip/sR_d20_reg_0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.113 | TNS=-8508.628 |
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/x0_ready_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net buffer14/fifo/control/passer18_result_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.067 | TNS=-8477.634 |
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/p_2_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[2].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.051 | TNS=-8456.503 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/mux5_outs[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net divf0/ip/sR_d20_reg_0[29].  Re-placed instance divf0/ip/dataReg[29]_i_1
INFO: [Physopt 32-735] Processed net divf0/ip/sR_d20_reg_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.046 | TNS=-8456.240 |
INFO: [Physopt 32-710] Processed net buffer7/control/Mint_i_49_n_0. Critical path length was reduced through logic transformation on cell buffer7/control/Mint_i_49_comp.
INFO: [Physopt 32-735] Processed net buffer7/control/D[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-8455.954 |
INFO: [Physopt 32-702] Processed net buffer3/control/outs_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer3/control/outs_reg[0]. Critical path length was reduced through logic transformation on cell buffer3/control/fullReg_i_2_comp.
INFO: [Physopt 32-735] Processed net buffer17/fifo/control/passer13_result_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.010 | TNS=-8398.339 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/cmpf0_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/ltOp_carry_i_8__1_n_0. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_8__1_comp.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/ltOp_carry_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.007 | TNS=-8386.791 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/ltOp_carry_i_17_n_0. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_17_comp_1.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/ltOp_carry_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.970 | TNS=-8244.378 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/subf0_result[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/subf0_result[7]. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_9__0_comp.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.966 | TNS=-8228.981 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.963 | TNS=-8217.434 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/subf0_result[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/subf0_result[5]. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_10__0_comp.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.954 | TNS=-8182.796 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/subf0_result[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/nfloat2ieee/eqOp__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-8167.402 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ip_result[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/control/fracR[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer4/control/sfracX1__0.  Re-placed instance buffer4/control/Mint_i_41_comp
INFO: [Physopt 32-735] Processed net buffer4/control/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.921 | TNS=-8166.313 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_1_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer4/control/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.900 | TNS=-8165.283 |
INFO: [Physopt 32-702] Processed net subf0/operator/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf1/ip/RoundingAdder/p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf1/ip/RoundingAdder/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/subf0/ieee2nfloat_1/eqOp1_in.  Re-placed instance buffer19/fifo/control/newY_d1[22]_i_8__0
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/subf0/ieee2nfloat_1/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.892 | TNS=-8160.125 |
INFO: [Physopt 32-702] Processed net addf0/ip/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/p_1_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer20/fifo/control/newY_d1[22]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.872 | TNS=-8155.368 |
INFO: [Physopt 32-702] Processed net buffer4/control/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/Mint_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/dataReg_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.831 | TNS=-8144.385 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/cmpf0_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/subf0_result[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.817 | TNS=-8090.495 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net subf0/operator/roundingAdder/ltOp_carry_i_8__1_n_0.  Re-placed instance subf0/operator/roundingAdder/ltOp_carry_i_8__1_comp
INFO: [Physopt 32-735] Processed net subf0/operator/roundingAdder/ltOp_carry_i_8__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.814 | TNS=-8078.950 |
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/nfloat2ieee/eqOp__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/RoundedExpFrac[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer21/fifo/control/fracR[18].  Re-placed instance buffer21/fifo/control/Mint_i_4__0
INFO: [Physopt 32-735] Processed net buffer21/fifo/control/fracR[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.797 | TNS=-8078.930 |
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/subf0/ieee2nfloat_1/eqOp1_in.  Re-placed instance buffer19/fifo/control/newY_d1[22]_i_8__0
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/subf0/ieee2nfloat_1/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.796 | TNS=-8078.729 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/control/fracR[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.796 | TNS=-8078.729 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 900 ; free virtual = 12001
Phase 3 Critical Path Optimization | Checksum: 185e4ade2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 900 ; free virtual = 12001

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.796 | TNS=-8078.729 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer4/control/sfracX1__0.  Re-placed instance buffer4/control/Mint_i_41_comp
INFO: [Physopt 32-735] Processed net buffer4/control/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.794 | TNS=-8078.217 |
INFO: [Physopt 32-702] Processed net subf0/operator/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf1/ip/RoundingAdder/p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/ltOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/ltOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/ltOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/ltOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf1/ip/RoundingAdder/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mulf1/ip/RoundingAdder/DI[0]. Critical path length was reduced through logic transformation on cell mulf1/ip/RoundingAdder/ltOp_carry_i_4__0_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.785 | TNS=-8075.807 |
INFO: [Physopt 32-702] Processed net buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer7/control/Mint_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net buffer15/fifo/control/mux5_outs[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.785 | TNS=-8063.070 |
INFO: [Physopt 32-663] Processed net buffer7/control/D[28].  Re-placed instance buffer7/control/outs[28]_i_1__0_comp
INFO: [Physopt 32-735] Processed net buffer7/control/D[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.784 | TNS=-8062.944 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.774 | TNS=-8062.229 |
INFO: [Physopt 32-81] Processed net buffer7/control/D[27]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net buffer7/control/D[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.772 | TNS=-8059.937 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_1_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[29]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_47_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/D[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.771 | TNS=-8059.914 |
INFO: [Physopt 32-702] Processed net addf0/ip/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/p_1_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/ltOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/ltOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/ltOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/ltOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/DI[1]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry_i_3_comp.
INFO: [Physopt 32-735] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-8057.234 |
INFO: [Physopt 32-702] Processed net buffer4/control/Mint_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/dataReg_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/fullReg_i_3__0_comp.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-8058.759 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outs_reg[13][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outs_reg[13][0]. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/ltOp_carry__0_i_4__0_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.757 | TNS=-8055.679 |
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[26]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_51_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/D[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.751 | TNS=-8055.636 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.750 | TNS=-8055.290 |
INFO: [Physopt 32-663] Processed net buffer7/control/D[15].  Re-placed instance buffer7/control/outs[15]_i_1__0
INFO: [Physopt 32-735] Processed net buffer7/control/D[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.742 | TNS=-8055.219 |
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[26]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_51_comp_1.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/D[26]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.739 | TNS=-8055.155 |
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/fullReg_i_3__0_comp_1.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.734 | TNS=-8054.469 |
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/DI[2]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-8052.525 |
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/p_2_in_repN_1.  Re-placed instance control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp_2
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/p_2_in_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.719 | TNS=-8050.863 |
INFO: [Physopt 32-663] Processed net buffer7/control/D[29].  Re-placed instance buffer7/control/outs[29]_i_1__0_comp
INFO: [Physopt 32-735] Processed net buffer7/control/D[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.719 | TNS=-8050.783 |
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[25]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_52_comp.
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/D[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.715 | TNS=-8050.670 |
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/outs_reg[5][2].  Re-placed instance buffer19/fifo/control/ltOp_carry_i_1__0
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outs_reg[5][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-8049.263 |
INFO: [Physopt 32-702] Processed net buffer7/control/D[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/mux5_outs[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net divf0/ip/sR_d20_reg_0[28].  Re-placed instance divf0/ip/dataReg[28]_i_1
INFO: [Physopt 32-735] Processed net divf0/ip/sR_d20_reg_0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-8049.024 |
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/fullReg_i_3__0_comp.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/p_2_in_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.711 | TNS=-8041.039 |
INFO: [Physopt 32-663] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in.  Re-placed instance buffer4/control/Mint_i_42
INFO: [Physopt 32-735] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-8040.974 |
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/R_1_d1_reg[13][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/R_1_d1_reg[13][0]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.703 | TNS=-8040.374 |
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/mux5_outs[6]_repN. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/dataReg[28]_i_1__2_comp_1.
INFO: [Physopt 32-735] Processed net divf0/ip/sR_d20_reg_0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-8039.086 |
INFO: [Physopt 32-702] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][23]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[23]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-8038.329 |
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/R_1_d1_reg[13][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/R_1_d1_reg[13][2]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-8036.721 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outs_reg[5][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outs_reg[5][0]. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/ltOp_carry_i_3__0_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-8036.322 |
INFO: [Physopt 32-710] Processed net buffer4/control/fracR[0]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_17__0_comp.
INFO: [Physopt 32-735] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-8036.469 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net buffer4/control/Mint_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.690 | TNS=-8036.333 |
INFO: [Physopt 32-702] Processed net subf0/operator/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf1/ip/RoundingAdder/p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outs_reg[5][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-8035.529 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outs_reg[22][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/subf0/ieee2nfloat_1/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/newY_d1[22]_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-8034.994 |
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_1_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-8033.924 |
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.674 | TNS=-8032.906 |
INFO: [Physopt 32-702] Processed net addf0/ip/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/p_1_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf0/ip/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/R_1_d1_reg[13][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/addf0/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/newY_d1[22]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/outs_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer4/control/dataReg_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.672 | TNS=-8030.692 |
INFO: [Physopt 32-702] Processed net buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer7/control/D[30].  Re-placed instance buffer7/control/outs[30]_i_1__0_comp
INFO: [Physopt 32-735] Processed net buffer7/control/D[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.671 | TNS=-8029.964 |
INFO: [Physopt 32-702] Processed net buffer4/control/buffer21_outs[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/D[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.654 | TNS=-8006.910 |
INFO: [Physopt 32-663] Processed net buffer7/control/D[27]_repN.  Re-placed instance buffer7/control/outs[27]_i_1__0_comp_replica
INFO: [Physopt 32-735] Processed net buffer7/control/D[27]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-8006.587 |
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/outs_reg[29][5].  Re-placed instance buffer19/fifo/control/expX_d1[6]_i_2__0
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outs_reg[29][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.645 | TNS=-8004.778 |
INFO: [Physopt 32-702] Processed net buffer7/control/D[27]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer15/fifo/control/mux5_outs[5]_repN.  Re-placed instance buffer15/fifo/control/dataReg[27]_i_1__2_comp
INFO: [Physopt 32-735] Processed net buffer15/fifo/control/mux5_outs[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.644 | TNS=-8004.737 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/cmpf0_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/X_1_d1_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/subf0_result[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/nfloat2ieee/eqOp__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/RoundedExpFrac[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/roundingAdder/ltOp_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net buffer21/fifo/control/fracR[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.641 | TNS=-8004.675 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/control/mux5_outs[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net divf0/ip/sR_d20_reg_0[27].  Re-placed instance divf0/ip/dataReg[27]_i_1
INFO: [Physopt 32-735] Processed net divf0/ip/sR_d20_reg_0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.641 | TNS=-8004.553 |
INFO: [Physopt 32-663] Processed net buffer7/control/D[2].  Re-placed instance buffer7/control/outs[2]_i_1__1
INFO: [Physopt 32-735] Processed net buffer7/control/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-8004.678 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/control/fracR[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-8004.678 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
Phase 4 Critical Path Optimization | Checksum: 1bc369be6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.637 | TNS=-8004.678 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.672  |        682.621  |            2  |              0  |                    83  |           0  |           2  |  00:00:21  |
|  Total          |          0.672  |        682.621  |            2  |              0  |                    83  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
Ending Physical Synthesis Task | Checksum: 2352c5e82

Time (s): cpu = 00:01:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
INFO: [Common 17-83] Releasing license: Implementation
423 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 11947
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ad89d932 ConstDB: 0 ShapeSum: 6f8e2d76 RouteDB: a104543d
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 48396a3d | NumContArr: ddc14382 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab4ca2f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 797 ; free virtual = 11898

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab4ca2f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 795 ; free virtual = 11896

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab4ca2f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 795 ; free virtual = 11896
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e09b49a8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 744 ; free virtual = 11847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.266 | TNS=-6205.822| WHS=-0.196 | THS=-115.098|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 18dfc67b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 743 ; free virtual = 11847

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5134
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5134
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26b3dcbe6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 747 ; free virtual = 11850

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26b3dcbe6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 747 ; free virtual = 11850

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 314fcbad3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 744 ; free virtual = 11848
Phase 4 Initial Routing | Checksum: 314fcbad3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 744 ; free virtual = 11848
INFO: [Route 35-580] Design has 132 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================+
| Launch Setup Clock | Launch Hold Clock | Pin                       |
+====================+===================+===========================+
| clk                | clk               | addf0/ip/expX_d1_reg[2]/D |
| clk                | clk               | addf0/ip/expX_d1_reg[5]/D |
| clk                | clk               | addf0/ip/expX_d1_reg[0]/D |
| clk                | clk               | addf0/ip/expX_d1_reg[3]/D |
| clk                | clk               | addf0/ip/expX_d1_reg[7]/D |
+--------------------+-------------------+---------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 792
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.271 | TNS=-9134.714| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 23d449be5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 752 ; free virtual = 11856

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.165 | TNS=-9237.981| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b69bff98

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 740 ; free virtual = 11844

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.949 | TNS=-8669.804| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 162ab9bcf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 733 ; free virtual = 11837

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 460
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.014 | TNS=-8585.942| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2f4afdaf2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 764 ; free virtual = 11869
Phase 5 Rip-up And Reroute | Checksum: 2f4afdaf2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 764 ; free virtual = 11869

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26b1a1079

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 763 ; free virtual = 11868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.934 | TNS=-8445.974| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 33454509d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 33454509d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876
Phase 6 Delay and Skew Optimization | Checksum: 33454509d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.910 | TNS=-8400.998| WHS=0.073  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 28184ecad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876
Phase 7 Post Hold Fix | Checksum: 28184ecad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.512182 %
  Global Horizontal Routing Utilization  = 0.763981 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 28184ecad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 771 ; free virtual = 11876

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 28184ecad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 770 ; free virtual = 11875

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23367daf3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 766 ; free virtual = 11870

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23367daf3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 766 ; free virtual = 11870

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.910 | TNS=-8400.998| WHS=0.073  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 23367daf3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 766 ; free virtual = 11870
Total Elapsed time in route_design: 19 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 181414005

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 766 ; free virtual = 11870
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 181414005

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 767 ; free virtual = 11872

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 767 ; free virtual = 11872
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3285.805 ; gain = 0.000 ; free physical = 752 ; free virtual = 11865
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.48s |  WALL: 0.44s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.117 ; gain = 0.000 ; free physical = 733 ; free virtual = 11849

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.901 | TNS=-8369.891 | WHS=0.074 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19d5cc34d

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3308.121 ; gain = 8.004 ; free physical = 724 ; free virtual = 11840
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.901 | TNS=-8369.891 | WHS=0.074 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/X_1_d1_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/D[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/fifo/control/mux5_outs[7]_repN.
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/mux5_outs[7]_repN. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/dataReg[29]_i_1__2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -4.858. Path group: clk. Processed net: divf0/ip/sR_d20_reg_0[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/D[12].
INFO: [Physopt 32-710] Processed net buffer7/control/D[12]. Critical path length was reduced through logic transformation on cell buffer7/control/outs[12]_i_1__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.824. Path group: clk. Processed net: buffer1/control/mux5_outs[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/D[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/fifo/control/mux5_outs[8]_repN.
INFO: [Physopt 32-710] Processed net buffer15/fifo/control/mux5_outs[8]_repN. Critical path length was reduced through logic transformation on cell buffer15/fifo/control/dataReg[30]_i_1__2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -4.808. Path group: clk. Processed net: divf0/ip/sR_d20_reg_0[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/Mint_i_49_n_0.
INFO: [Physopt 32-663] Processed net buffer15/fifo/control/mux5_outs[4].  Re-placed instance buffer15/fifo/control/dataReg[26]_i_1__2
INFO: [Physopt 32-952] Improved path group WNS = -4.807. Path group: clk. Processed net: buffer15/fifo/control/mux5_outs[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer1/control/mux5_outs[12]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/fifo/control/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer3/control/outs_reg[0].
INFO: [Physopt 32-710] Processed net buffer3/control/outs_reg[0]. Critical path length was reduced through logic transformation on cell buffer3/control/fullReg_i_2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -4.783. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/passer16_result_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/expDiff_d1_reg_n_0_[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf1/ip/RoundingAdder/p_1_in[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer19/fifo/control/outs_reg[13][3].
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outs_reg[13][3]. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/ltOp_carry__0_i_1__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.771. Path group: clk. Processed net: buffer19/fifo/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf0/ip/expDiff_d1_reg_n_0_[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/p_1_in[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf0/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/exc_d4_reg[1][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/addf0/ieee2nfloat_lhs/eqOp__21.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/sXsYExnXY_d1[2]_i_5_n_0.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/sXsYExnXY_d1[2]_i_5_n_0. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/sXsYExnXY_d1[2]_i_5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.765. Path group: clk. Processed net: buffer20/fifo/control/sXsYExnXY_d1[2]_i_14_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/Mint_i_48_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/buffer21_outs[25].
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[25]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_52_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -4.756. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/buffer20_outs[17].
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/buffer20_outs[17]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/newY_d1[18]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.744. Path group: clk. Processed net: buffer4/control/dataReg_reg[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in_repN.
INFO: [Physopt 32-710] Processed net buffer4/control/mulf0/ieee2nfloat_lhs/eqOp1_in_repN. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_42_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -4.743. Path group: clk. Processed net: buffer15/fifo/control/D[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/buffer21_outs[28].
INFO: [Physopt 32-710] Processed net buffer4/control/buffer21_outs[28]. Critical path length was reduced through logic transformation on cell buffer4/control/Mint_i_45_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.732. Path group: clk. Processed net: buffer15/fifo/control/D[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer14/fifo/control/outs_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/cmpf0_result.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf0/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[0].
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/subf0_result[0]. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_15_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.673. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7.
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/subf0_result[0]. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_15_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -4.657. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7_repN_2.
INFO: [Physopt 32-663] Processed net subf0/operator/roundingAdder/nfloat2ieee/fracR1__7_repN_2.  Re-placed instance subf0/operator/roundingAdder/ltOp_carry__1_i_11_comp_3
INFO: [Physopt 32-952] Improved path group WNS = -4.644. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7_repN_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[6].
INFO: [Physopt 32-710] Processed net subf0/operator/roundingAdder/subf0_result[6]. Critical path length was reduced through logic transformation on cell subf0/operator/roundingAdder/ltOp_carry_i_11__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -4.642. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry__0_i_9_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/eqOp__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/RoundedExpFrac[33].
INFO: [Physopt 32-952] Improved path group WNS = -4.642. Path group: clk. Processed net: buffer7/control/A[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/A[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/X_1_d1_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/mulf0/ieee2nfloat_rhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer7/control/D[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/fifo/control/transmitValue_reg_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -4.638. Path group: clk. Processed net: buffer3/control/outs_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/Mint_i_48_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer4/control/dataReg_reg[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/fifo/control/D[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[31][23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/cmpf0_result.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf0/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-952] Improved path group WNS = -4.634. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry__0_i_9_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/fracR1__7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/nfloat2ieee/eqOp__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/RoundedExpFrac[33].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -4.628. Path group: clk. Processed net: buffer21/fifo/control/fracR[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/X_1_d1_reg[23]_0[1].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -4.610. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry_i_11__0_1[3].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-952] Improved path group WNS = -4.600. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/ltOp_carry__0_i_9_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/roundingAdder/subf0_result[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/control/fracR[11].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.600 | TNS=-7858.202 | WHS=0.074 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.121 ; gain = 0.000 ; free physical = 651 ; free virtual = 11495
Phase 2 Critical Path Optimization | Checksum: 19872f2ba

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 3308.121 ; gain = 8.004 ; free physical = 651 ; free virtual = 11495
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.121 ; gain = 0.000 ; free physical = 651 ; free virtual = 11495
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-4.600 | TNS=-7858.202 | WHS=0.074 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.301  |        511.690  |            0  |              0  |                    21  |           0  |           1  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.121 ; gain = 0.000 ; free physical = 651 ; free virtual = 11495
Ending Physical Synthesis Task | Checksum: 19872f2ba

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 3308.121 ; gain = 8.004 ; free physical = 651 ; free virtual = 11495
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3308.121 ; gain = 22.316 ; free physical = 662 ; free virtual = 11506
# report_utilization > /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 654 ; free virtual = 11498
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 640 ; free virtual = 11489
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 640 ; free virtual = 11489
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 636 ; free virtual = 11489
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 636 ; free virtual = 11489
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 636 ; free virtual = 11489
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3332.133 ; gain = 0.000 ; free physical = 636 ; free virtual = 11489
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/golden_ratio/out_1_exit/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 22 11:19:37 2025...
