<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2L</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;</twConstName><twItemCnt>31367</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1316</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.632</twMinPer></twConstHead><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf2_RAMB_D1 (SLICE_X66Y43.BX), 123 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.592</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_937</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twTotPathDel>3.423</twTotPathDel><twClkSkew dest = "4.017" src = "8.787">4.770</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_937</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X93Y41.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y41.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;936&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;937&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_731</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_895</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_895</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_731</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_431</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_9</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data321</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>debug_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>2.670</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.893</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_969</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twTotPathDel>3.145</twTotPathDel><twClkSkew dest = "4.017" src = "8.764">4.747</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_969</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y32.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;971&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_969</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;969&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_731</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_895</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_895</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_731</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_431</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_9</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data321</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>debug_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>3.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.950</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_809</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twTotPathDel>3.086</twTotPathDel><twClkSkew dest = "4.017" src = "8.766">4.749</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_809</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X76Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X76Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;815&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_809</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;809&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_994</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_994</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_994</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_731</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_431</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_9</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data321</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>debug_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB_D1</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>2.331</twRouteDel><twTotDel>3.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf3_RAMB_D1 (SLICE_X66Y42.BX), 123 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.893</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_975</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twTotPathDel>3.134</twTotPathDel><twClkSkew dest = "4.017" src = "8.775">4.758</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_975</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X68Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;978&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_975</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;975&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_76</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_820</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_820</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_76</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_46</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data71</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>debug_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y42.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>2.443</twRouteDel><twTotDel>3.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.976</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_943</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twTotPathDel>3.041</twTotPathDel><twClkSkew dest = "4.017" src = "8.785">4.768</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_943</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y48.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X87Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;945&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;943&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_76</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_820</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_820</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_76</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_46</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data71</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>debug_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y42.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>2.350</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.053</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_847</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twTotPathDel>2.983</twTotPathDel><twClkSkew dest = "4.017" src = "8.766">4.749</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_847</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X77Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X77Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;847&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_847</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;847&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_995</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_919</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_919</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_76</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_46</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data71</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>debug_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y42.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB_D1</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>2.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X66Y43.CX), 123 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.895</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_971</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.143</twTotPathDel><twClkSkew dest = "4.017" src = "8.764">4.747</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_971</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X73Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;971&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_971</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;971&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_88</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y19.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_42</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.996</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_459</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.038</twTotPathDel><twClkSkew dest = "4.017" src = "8.768">4.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_459</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X81Y21.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X81Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;463&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_459</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;459&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_32</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>2.333</twRouteDel><twTotDel>3.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.037</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_235</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew dest = "4.017" src = "8.771">4.754</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_235</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y19.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X82Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;239&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_235</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;235&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_87</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_87</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_32</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_44_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_44_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y43.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_45 (SLICE_X54Y99.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_44</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_45</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.747" src = "0.484">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_44</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X54Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;44&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;49&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110391</twBEL><twBEL>DISPLAY/P2S_SEG/buff_45</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_30 (SLICE_X52Y99.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_29</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_30</twDest><twTotPathDel>0.289</twTotPathDel><twClkSkew dest = "0.748" src = "0.485">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_29</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X52Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;38&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y99.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;31&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110231</twBEL><twBEL>DISPLAY/P2S_SEG/buff_30</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.203</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_36 (SLICE_X54Y99.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_35</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_36</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.747" src = "0.485">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_35</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X52Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;38&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;49&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110291</twBEL><twBEL>DISPLAY/P2S_SEG/buff_36</twBEL></twPathDel><twLogDel>0.048</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA" slack="38.161" period="40.000" constraintValue="40.000" deviceLimit="1.839" freqLimit="543.774" physResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" logResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" locationPin="RAMB18_X2Y27.CLKARDCLK" clockNet="clk_disp"/><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh51/CLK" logResource="VGA_DEBUG/Mram_data_buf4_RAMA/CLK" locationPin="SLICE_X62Y45.CLK" clockNet="clk_disp"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh51/CLK" logResource="VGA_DEBUG/Mram_data_buf4_RAMA/CLK" locationPin="SLICE_X62Y45.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;</twConstName><twItemCnt>97172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>30.285</twMinPer></twConstHead><twPathRptBanner iPaths="711" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_16 (SLICE_X90Y48.C1), 711 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.943</twSlack><twSrc BELType="FF">VGA/v_count_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>5.686</twTotPathDel><twClkSkew dest = "4.031" src = "4.187">0.156</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>5.192</twRouteDel><twTotDel>5.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.948</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>5.682</twTotPathDel><twClkSkew dest = "4.031" src = "4.186">0.155</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>5.188</twRouteDel><twTotDel>5.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.111</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>5.518</twTotPathDel><twClkSkew dest = "4.031" src = "4.187">0.156</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>5.024</twRouteDel><twTotDel>5.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="116" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_25 (SLICE_X95Y54.D1), 116 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.083</twSlack><twSrc BELType="FF">VGA/v_count_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_25</twDest><twTotPathDel>5.378</twTotPathDel><twClkSkew dest = "3.863" src = "4.187">0.324</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT743</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT745</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT748</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_25</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.835</twRouteDel><twTotDel>5.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.088</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_25</twDest><twTotPathDel>5.374</twTotPathDel><twClkSkew dest = "3.863" src = "4.186">0.323</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT743</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT745</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT748</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_25</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.831</twRouteDel><twTotDel>5.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.100</twSlack><twSrc BELType="FF">VGA/v_count_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_25</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "3.863" src = "4.187">0.324</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT104321</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT743</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT783</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT745</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT744</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT748</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_25</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>4.914</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="116" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_22 (SLICE_X95Y51.D2), 116 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.171</twSlack><twSrc BELType="FF">VGA/v_count_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_22</twDest><twTotPathDel>5.290</twTotPathDel><twClkSkew dest = "3.863" src = "4.187">0.324</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT625</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT628</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_22</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.747</twRouteDel><twTotDel>5.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.176</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_22</twDest><twTotPathDel>5.286</twTotPathDel><twClkSkew dest = "3.863" src = "4.186">0.323</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT625</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT628</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_22</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.743</twRouteDel><twTotDel>5.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.339</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_22</twDest><twTotPathDel>5.122</twTotPathDel><twClkSkew dest = "3.863" src = "4.187">0.324</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X44Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/A&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT10432</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT623</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT625</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT624</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_7_OUT628</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_22</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.579</twRouteDel><twTotDel>5.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/MEM_WB/WB_Rdes_3 (SLICE_X95Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/MEM_WB/WB_Rdes_3</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.753" src = "0.490">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/MEM_WB/WB_Rdes_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Rdes&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/MEM_WB/WB_Rdes_3</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/ID_EXE/EXE_RegWrite (SLICE_X105Y49.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_Zero_0</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/ID_EXE/EXE_RegWrite</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.761" src = "0.497">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_Zero_0</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/ID_EXE/EXE_RegWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X105Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Zero_0</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_Zero_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y49.C4</twSite><twDelType>net</twDelType><twFanCnt>304</twFanCnt><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Zero_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>MIPS/MIPS_CORE/ID_EXE/EXE_RegWrite</twComp><twBEL>MIPS/MIPS_CORE/ID_EXE/Mmux_ID_RegWrite_GND_38_o_MUX_1291_o11</twBEL><twBEL>MIPS/MIPS_CORE/ID_EXE/EXE_RegWrite</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.215</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/MEM_WB/WB_Rdes_0 (SLICE_X95Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_0</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/MEM_WB/WB_Rdes_0</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.753" src = "0.490">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_0</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/MEM_WB/WB_Rdes_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Rdes&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Rdes&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/MEM_WB/WB_Rdes_0</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="clk_cpu"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y10.CLKARDCLKU" clockNet="clk_cpu"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKB" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y10.CLKBWRCLKL" clockNet="clk_cpu"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.204" errors="0" errorRollup="0" items="0" itemsRollup="128539"/><twConstRollup name="TS_CLK_GEN_clkout2" fullName="TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="33.632" actualRollup="N/A" errors="0" errorRollup="0" items="31367" itemsRollup="0"/><twConstRollup name="TS_CLK_GEN_clkout3" fullName="TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="30.285" actualRollup="N/A" errors="0" errorRollup="0" items="97172" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="10"><twDest>CLK_200M_N</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="10"><twDest>CLK_200M_P</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>12.170</twRiseRise><twFallRise>9.830</twFallRise><twRiseFall>6.380</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="73" twDestWidth="10"><twDest>SW&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>8.812</twRiseRise><twFallRise>3.121</twFallRise><twRiseFall>4.817</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>8.812</twRiseRise><twFallRise>3.121</twFallRise><twRiseFall>4.817</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>6.940</twRiseRise><twFallRise>3.121</twFallRise><twRiseFall>4.817</twRiseFall><twFallFall>1.119</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>128539</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18061</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>33.632</twMinPer><twFootnote number="1" /><twMaxFreq>29.734</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 17:17:03 2019 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5306 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
