{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607102171499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607102171499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 02:16:11 2020 " "Processing started: Sat Dec 05 02:16:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607102171499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607102171499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607102171499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607102171884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL16x16.v(23) " "Verilog HDL warning at MUL16x16.v(23): extended using \"x\" or \"z\"" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1607102171939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL16x16.v(42) " "Verilog HDL warning at MUL16x16.v(42): extended using \"x\" or \"z\"" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1607102171939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16x16.v 7 7 " "Found 7 design units, including 7 entities, in source file mul16x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 BOOTH " "Found entity 1: BOOTH" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "2 PPGen " "Found entity 2: PPGen" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUL16x16 " "Found entity 3: MUL16x16" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "4 CSA " "Found entity 4: CSA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "5 CSA_HA " "Found entity 5: CSA_HA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "6 FA " "Found entity 6: FA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""} { "Info" "ISGN_ENTITY_NAME" "7 HA " "Found entity 7: HA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge32b.v 4 4 " "Found 4 design units, including 4 entities, in source file kogge32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Kogge32b " "Found entity 1: Kogge32b" {  } { { "Kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171944 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_cell " "Found entity 2: input_cell" {  } { { "Kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171944 ""} { "Info" "ISGN_ENTITY_NAME" "3 black_cell " "Found entity 3: black_cell" {  } { { "Kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171944 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_eval_cell " "Found entity 4: carry_eval_cell" {  } { { "Kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.v 1 1 " "Found 1 design units, including 1 entities, in source file kogge_stone.v" { { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/kogge_stone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(62) " "Verilog HDL warning at alu.v(62): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1607102171949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607102171951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607102171951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607102171988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter0 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter0\"" {  } { { "alu.v" "shifter0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator rotator:rotator0 " "Elaborating entity \"rotator\" for hierarchy \"rotator:rotator0\"" {  } { { "alu.v" "rotator0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL16x16 MUL16x16:mul0 " "Elaborating entity \"MUL16x16\" for hierarchy \"MUL16x16:mul0\"" {  } { { "alu.v" "mul0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOTH MUL16x16:mul0\|BOOTH:booth0 " "Elaborating entity \"BOOTH\" for hierarchy \"MUL16x16:mul0\|BOOTH:booth0\"" {  } { { "MUL16x16.v" "booth0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPGen MUL16x16:mul0\|PPGen:ppgen0 " "Elaborating entity \"PPGen\" for hierarchy \"MUL16x16:mul0\|PPGen:ppgen0\"" {  } { { "MUL16x16.v" "ppgen0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA MUL16x16:mul0\|CSA:CSA0 " "Elaborating entity \"CSA\" for hierarchy \"MUL16x16:mul0\|CSA:CSA0\"" {  } { { "MUL16x16.v" "CSA0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA MUL16x16:mul0\|CSA:CSA0\|FA:fadd20 " "Elaborating entity \"FA\" for hierarchy \"MUL16x16:mul0\|CSA:CSA0\|FA:fadd20\"" {  } { { "MUL16x16.v" "fadd20" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_HA MUL16x16:mul0\|CSA_HA:CSAHA " "Elaborating entity \"CSA_HA\" for hierarchy \"MUL16x16:mul0\|CSA_HA:CSAHA\"" {  } { { "MUL16x16.v" "CSAHA" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA MUL16x16:mul0\|CSA_HA:CSAHA\|HA:hadd17 " "Elaborating entity \"HA\" for hierarchy \"MUL16x16:mul0\|CSA_HA:CSAHA\|HA:hadd17\"" {  } { { "MUL16x16.v" "hadd17" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kogge32b MUL16x16:mul0\|Kogge32b:ksa32 " "Elaborating entity \"Kogge32b\" for hierarchy \"MUL16x16:mul0\|Kogge32b:ksa32\"" {  } { { "MUL16x16.v" "ksa32" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/MUL16x16.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_cell MUL16x16:mul0\|Kogge32b:ksa32\|input_cell:level_Z0 " "Elaborating entity \"input_cell\" for hierarchy \"MUL16x16:mul0\|Kogge32b:ksa32\|input_cell:level_Z0\"" {  } { { "Kogge32b.v" "level_Z0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell MUL16x16:mul0\|Kogge32b:ksa32\|black_cell:level_0A " "Elaborating entity \"black_cell\" for hierarchy \"MUL16x16:mul0\|Kogge32b:ksa32\|black_cell:level_0A\"" {  } { { "Kogge32b.v" "level_0A" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_eval_cell MUL16x16:mul0\|Kogge32b:ksa32\|carry_eval_cell:c1 " "Elaborating entity \"carry_eval_cell\" for hierarchy \"MUL16x16:mul0\|Kogge32b:ksa32\|carry_eval_cell:c1\"" {  } { { "Kogge32b.v" "c1" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/Kogge32b.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone kogge_stone:myAdder " "Elaborating entity \"kogge_stone\" for hierarchy \"kogge_stone:myAdder\"" {  } { { "alu.v" "myAdder" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607102172231 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607102173675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607102174461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/output_files/ALU.map.smsg " "Generated suppressed messages file D:/Project/2020-2/DigitalSystem/Quartus/Lab08/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1607102175827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607102176043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607102176043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "755 " "Implemented 755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607102176209 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607102176209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607102176209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607102176209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607102176272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 02:16:16 2020 " "Processing ended: Sat Dec 05 02:16:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607102176272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607102176272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607102176272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607102176272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607102177835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607102177836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 02:16:17 2020 " "Processing started: Sat Dec 05 02:16:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607102177836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607102177836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607102177836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607102177948 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1607102177949 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1607102177949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607102178037 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1607102178637 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1607102178637 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1607102178691 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1607102178691 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607102178833 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607102178847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607102179140 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607102179140 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 1581 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607102179144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 1583 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607102179144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 1585 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607102179144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 1587 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607102179144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 1589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607102179144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607102179144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607102179145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[0\] " "Pin cc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cc[0] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 500 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[1\] " "Pin cc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cc[1] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 501 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[2\] " "Pin cc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cc[2] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[3\] " "Pin cc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cc[3] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 503 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[0] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[1] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[2] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[3] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[4] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[5] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[6] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 510 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[7] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Pin result\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[8] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Pin result\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[9] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 513 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Pin result\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[10] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Pin result\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[11] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Pin result\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[12] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Pin result\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[13] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Pin result\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[14] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Pin result\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[15] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[1\] " "Pin aluop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { aluop[1] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 497 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[0\] " "Pin aluop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { aluop[0] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 496 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[2\] " "Pin aluop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { aluop[2] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 498 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[3\] " "Pin aluop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { aluop[3] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[15\] " "Pin valB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[15] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[15\] " "Pin valA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[15] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[6\] " "Pin valA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[6] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[7\] " "Pin valA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[7] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[3\] " "Pin valB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[3] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[1\] " "Pin valB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[1] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[2\] " "Pin valB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[2] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[0\] " "Pin valB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[0] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[8\] " "Pin valA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[8] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[9\] " "Pin valA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[9] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[4\] " "Pin valA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[4] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[5\] " "Pin valA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[5] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[5\] " "Pin valB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[5] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[4\] " "Pin valB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[4] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[3\] " "Pin valA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[3] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[7\] " "Pin valB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[7] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[6\] " "Pin valB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[6] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[10\] " "Pin valA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[10] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[2\] " "Pin valA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[2] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[9\] " "Pin valB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[9] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 489 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[8\] " "Pin valB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[8] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 488 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[11\] " "Pin valA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[11] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[12\] " "Pin valA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[12] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[1\] " "Pin valA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[1] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[11\] " "Pin valB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[11] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 491 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[10\] " "Pin valB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[10] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 490 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[13\] " "Pin valA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[13] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[0\] " "Pin valA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[0] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[13\] " "Pin valB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[13] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[12\] " "Pin valB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[12] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 492 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valA\[14\] " "Pin valA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valA[14] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valB\[14\] " "Pin valB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { valB[14] } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 494 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub " "Pin sub not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sub } } } { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/alu.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607102179734 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1607102179734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607102180099 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607102180100 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1607102180100 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1607102180101 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607102180104 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1607102180104 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607102180104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607102180109 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607102180109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607102180110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607102180110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607102180111 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607102180111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607102180111 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607102180112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607102180112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607102180112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607102180112 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 2.5V 37 20 0 " "Number of I/O pins in group: 57 (unused VREF, 2.5V VCCIO, 37 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1607102180114 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1607102180114 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607102180114 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607102180115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1607102180115 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607102180115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607102180220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607102181977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607102182162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607102182171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607102182701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607102182702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607102183163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X26_Y31 X38_Y41 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41" {  } { { "loc" "" { Generic "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} 26 31 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607102184135 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607102184135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607102184259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607102184259 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1607102184259 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607102184259 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607102184278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607102184367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607102184636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607102184723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607102184990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607102185475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/2020-2/DigitalSystem/Quartus/Lab08/output_files/ALU.fit.smsg " "Generated suppressed messages file D:/Project/2020-2/DigitalSystem/Quartus/Lab08/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607102186164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607102186671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 02:16:26 2020 " "Processing ended: Sat Dec 05 02:16:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607102186671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607102186671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607102186671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607102186671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607102187990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607102187990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 02:16:27 2020 " "Processing started: Sat Dec 05 02:16:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607102187990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607102187990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607102187990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607102189097 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607102189134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607102189575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 02:16:29 2020 " "Processing ended: Sat Dec 05 02:16:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607102189575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607102189575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607102189575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607102189575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607102190205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607102191093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607102191093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 02:16:30 2020 " "Processing started: Sat Dec 05 02:16:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607102191093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607102191093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607102191093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607102191203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607102191384 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1607102191429 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1607102191429 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607102191758 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607102191758 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1607102191759 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1607102191760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1607102191761 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1607102191761 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607102191762 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1607102191769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1607102191771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102191796 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1607102191858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1607102191884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1607102192344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607102192415 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1607102192415 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1607102192416 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1607102192417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1607102192536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607102192746 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1607102192747 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1607102192747 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1607102192748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607102192804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607102193469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607102193471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607102193628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 02:16:33 2020 " "Processing ended: Sat Dec 05 02:16:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607102193628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607102193628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607102193628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607102193628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607102195021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607102195021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 02:16:34 2020 " "Processing started: Sat Dec 05 02:16:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607102195021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607102195021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607102195021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_85c_slow.vo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_85c_slow.vo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102195596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_0c_slow.vo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_0c_slow.vo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102195719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_fast.vo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_fast.vo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102195842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102195969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_85c_v_slow.sdo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_85c_v_slow.sdo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102196109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_0c_v_slow.sdo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_0c_v_slow.sdo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102196255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_v_fast.sdo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_v_fast.sdo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102196396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_v.sdo D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/ simulation " "Generated file ALU_v.sdo in folder \"D:/Project/2020-2/DigitalSystem/Quartus/Lab08/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607102196535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607102196611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 02:16:36 2020 " "Processing ended: Sat Dec 05 02:16:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607102196611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607102196611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607102196611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607102196611 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607102197233 ""}
