Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 28 17:59:15 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: U_DP/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.714        0.000                      0                   51        0.263        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.714        0.000                      0                   51        0.263        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.274%)  route 3.468ns (80.726%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.557     5.078    U_DP/CLK
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  U_DP/counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.354    U_DP/counter[4]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.478 r  U_DP/counter[31]_i_7/O
                         net (fo=1, routed)           0.627     7.105    U_DP/counter[31]_i_7_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.229 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          2.021     9.250    U_DP/counter[31]_i_3_n_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.374 r  U_DP/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.374    U_DP/counter_0[23]
    SLICE_X34Y38         FDCE                                         r  U_DP/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.441    14.782    U_DP/CLK
    SLICE_X34Y38         FDCE                                         r  U_DP/counter_reg[23]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X34Y38         FDCE (Setup_fdce_C_D)        0.081    15.088    U_DP/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.890ns (21.350%)  route 3.279ns (78.650%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.796     9.128    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.252 r  U_DP/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.252    U_DP/counter_0[8]
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    U_DP/CLK
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.032    15.037    U_DP/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.890ns (21.357%)  route 3.277ns (78.643%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.795     9.127    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.251 r  U_DP/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.251    U_DP/counter_0[7]
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    U_DP/CLK
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.031    15.036    U_DP/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.557     5.078    U_DP/CLK
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  U_DP/counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.354    U_DP/counter[4]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.478 r  U_DP/counter[31]_i_7/O
                         net (fo=1, routed)           0.627     7.105    U_DP/counter[31]_i_7_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.229 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          1.891     9.120    U_DP/counter[31]_i_3_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.244 r  U_DP/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.244    U_DP/counter_0[28]
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.442    14.783    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y39         FDCE (Setup_fdce_C_D)        0.077    15.085    U_DP/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.230%)  route 3.114ns (77.770%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.631     8.963    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.087 r  U_DP/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.087    U_DP/counter_0[5]
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    U_DP/CLK
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.029    15.034    U_DP/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.890ns (22.274%)  route 3.106ns (77.726%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.623     8.955    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.079 r  U_DP/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.079    U_DP/counter_0[6]
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439    14.780    U_DP/CLK
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.031    15.036    U_DP/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.304%)  route 3.100ns (77.696%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.618     8.950    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  U_DP/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.074    U_DP/counter_0[10]
    SLICE_X32Y35         FDCE                                         r  U_DP/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    U_DP/CLK
    SLICE_X32Y35         FDCE                                         r  U_DP/counter_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y35         FDCE (Setup_fdce_C_D)        0.031    15.037    U_DP/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.368%)  route 3.089ns (77.632%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.607     8.938    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.062 r  U_DP/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    U_DP/counter_0[1]
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    U_DP/CLK
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.029    15.033    U_DP/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.890ns (22.381%)  route 3.087ns (77.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    U_DP/CLK
    SLICE_X34Y39         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.846     6.448    U_DP/counter[28]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.636     7.208    U_DP/counter[31]_i_8_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.604     8.936    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.060 r  U_DP/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.060    U_DP/counter_0[11]
    SLICE_X32Y35         FDCE                                         r  U_DP/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    U_DP/CLK
    SLICE_X32Y35         FDCE                                         r  U_DP/counter_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y35         FDCE (Setup_fdce_C_D)        0.029    15.035    U_DP/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.693%)  route 3.173ns (79.307%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.557     5.078    U_DP/CLK
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  U_DP/counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.354    U_DP/counter[4]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.478 r  U_DP/counter[31]_i_7/O
                         net (fo=1, routed)           0.627     7.105    U_DP/counter[31]_i_7_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.229 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          1.727     8.956    U_DP/counter[31]_i_3_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.080 r  U_DP/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.080    U_DP/counter_0[31]
    SLICE_X32Y40         FDCE                                         r  U_DP/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.443    14.784    U_DP/CLK
    SLICE_X32Y40         FDCE                                         r  U_DP/counter_reg[31]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.031    15.055    U_DP/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    U_DP/CLK
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.750    U_DP/counter[0]
    SLICE_X31Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.795 r  U_DP/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_DP/counter_0[0]
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.825     1.952    U_DP/CLK
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.091     1.532    U_DP/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.296ns (56.911%)  route 0.224ns (43.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.148     1.593 f  U_FND/U_ClkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.100     1.693    U_FND/U_ClkDiv/counter_reg_n_0_[3]
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.099     1.792 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.124     1.916    U_FND/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.049     1.965 r  U_FND/U_ClkDiv/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.965    U_FND/U_ClkDiv/counter[4]
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.131     1.576    U_FND/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.116%)  route 0.270ns (53.884%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    U_DP/CLK
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.708    U_DP/counter[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          0.144     1.897    U_DP/counter[31]_i_3_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.942 r  U_DP/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    U_DP/counter_0[4]
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.825     1.952    U_DP/CLK
    SLICE_X32Y33         FDCE                                         r  U_DP/counter_reg[4]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.092     1.547    U_DP/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.292ns (56.577%)  route 0.224ns (43.423%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.148     1.593 f  U_FND/U_ClkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.100     1.693    U_FND/U_ClkDiv/counter_reg_n_0_[3]
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.099     1.792 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.124     1.916    U_FND/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  U_FND/U_ClkDiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    U_FND/U_ClkDiv/counter[2]
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y14         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.121     1.566    U_FND/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.084%)  route 0.293ns (55.916%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.560     1.443    U_DP/CLK
    SLICE_X32Y37         FDCE                                         r  U_DP/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_DP/counter_reg[17]/Q
                         net (fo=2, routed)           0.173     1.758    U_DP/counter[17]
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  U_DP/counter[31]_i_5/O
                         net (fo=32, routed)          0.120     1.922    U_DP/counter[31]_i_5_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  U_DP/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.967    U_DP/counter_0[24]
    SLICE_X32Y38         FDCE                                         r  U_DP/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    U_DP/CLK
    SLICE_X32Y38         FDCE                                         r  U_DP/counter_reg[24]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092     1.552    U_DP/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.276%)  route 0.279ns (54.724%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.444    U_DP/CLK
    SLICE_X32Y39         FDCE                                         r  U_DP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  U_DP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.720    U_DP/counter[25]
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          0.144     1.909    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.954 r  U_DP/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.954    U_DP/counter_0[27]
    SLICE_X32Y39         FDCE                                         r  U_DP/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    U_DP/CLK
    SLICE_X32Y39         FDCE                                         r  U_DP/counter_reg[27]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y39         FDCE (Hold_fdce_C_D)         0.092     1.536    U_DP/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.704%)  route 0.310ns (57.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.444    U_DP/CLK
    SLICE_X32Y39         FDCE                                         r  U_DP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  U_DP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.720    U_DP/counter[25]
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          0.175     1.940    U_DP/counter[31]_i_4_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  U_DP/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.985    U_DP/counter_0[31]
    SLICE_X32Y40         FDCE                                         r  U_DP/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    U_DP/CLK
    SLICE_X32Y40         FDCE                                         r  U_DP/counter_reg[31]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.092     1.553    U_DP/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X55Y19         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FND/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.356     1.938    U_FND/U_ClkDiv/CLK
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.983 r  U_FND/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.983    U_FND/U_ClkDiv/r_tick_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.827     1.954    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X55Y19         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.091     1.532    U_FND/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.307%)  route 0.372ns (61.693%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    U_DP/CLK
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.708    U_DP/counter[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          0.246     1.999    U_DP/counter[31]_i_3_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.044 r  U_DP/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.044    U_DP/counter_0[3]
    SLICE_X34Y33         FDCE                                         r  U_DP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    U_DP/CLK
    SLICE_X34Y33         FDCE                                         r  U_DP/counter_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120     1.593    U_DP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.218%)  route 0.329ns (58.782%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    U_DP/CLK
    SLICE_X31Y33         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.708    U_DP/counter[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          0.204     1.957    U_DP/counter[31]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.002 r  U_DP/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    U_DP/counter_0[7]
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.826     1.953    U_DP/CLK
    SLICE_X32Y34         FDCE                                         r  U_DP/counter_reg[7]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.092     1.548    U_DP/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   U_DP/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   U_DP/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   U_DP/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   U_DP/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   U_DP/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37   U_DP/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37   U_DP/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37   U_DP/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   U_DP/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_FND/U_ClkDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FND/U_ClkDiv/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FND/U_ClkDiv/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FND/U_ClkDiv/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FND/U_ClkDiv/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FND/U_ClkDiv/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FND/U_ClkDiv/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FND/U_ClkDiv/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FND/U_ClkDiv/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38   U_DP/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   U_DP/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   U_DP/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   U_DP/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   U_DP/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   U_DP/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   U_DP/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   U_DP/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   U_DP/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   U_DP/counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   U_DP/counter_reg[2]/C



