// Seed: 2704272817
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    output tri1 id_7,
    output wor id_8,
    output tri id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri1 id_13,
    input supply1 id_14,
    output uwire id_15,
    output wor id_16,
    input wor id_17
);
  assign id_3 = id_1 + id_14;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18,
    input uwire id_19,
    input uwire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply0 id_23,
    input wand id_24,
    input supply1 id_25,
    input supply1 id_26,
    output wor id_27,
    output tri id_28,
    input supply0 id_29,
    output wand id_30,
    output uwire id_31,
    input tri0 id_32,
    input supply1 id_33,
    output wand module_1,
    input wor id_35,
    output supply0 id_36,
    input tri id_37,
    input wire id_38,
    output wand id_39
);
  module_0 modCall_1 (
      id_19,
      id_16,
      id_19,
      id_39,
      id_3,
      id_13,
      id_9,
      id_9,
      id_31,
      id_28,
      id_18,
      id_39,
      id_30,
      id_24,
      id_21,
      id_27,
      id_31,
      id_24
  );
  wor id_41 = id_10;
endmodule
