Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug all --rangecheck --relax --mt 2 -cc_libs -cc_celldefines -L xil_defaultlib -L secureip --snapshot global_behav xil_defaultlib.global -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_0.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:285]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_2.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:239]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:145]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:209]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:145]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:204]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_8.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:151]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:145]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_11.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:161]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:136]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_15.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_16.vhd:156]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_17.vhd:155]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_18.vhd:52]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_19.vhd:125]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_20.vhd:163]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_21.vhd:163]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 41 is different from right argument length 40 for 'std_logic_vector_93' array [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_22.vhd:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.my_package
Compiling architecture behavioral of entity xil_defaultlib.uart_baud_gen [\uart_baud_gen(n=9,m=407)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=7)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [\uart(fifo_w_tx=7,fifo_w_rx=7)\]
Compiling architecture behavioral of entity xil_defaultlib.uartControl [uartcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.splitter [splitter_default]
Compiling architecture behavioral of entity xil_defaultlib.mediator [mediator_default]
Compiling architecture behavioral of entity xil_defaultlib.flipFlop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.levelCrossing_0 [levelcrossing_0_default]
Compiling architecture behavioral of entity xil_defaultlib.levelCrossing_1 [levelcrossing_1_default]
Compiling architecture behavioral of entity xil_defaultlib.singleSwitch_0 [singleswitch_0_default]
Compiling architecture behavioral of entity xil_defaultlib.singleSwitch_1 [singleswitch_1_default]
Compiling architecture behavioral of entity xil_defaultlib.singleSwitch_2 [singleswitch_2_default]
Compiling architecture behavioral of entity xil_defaultlib.singleSwitch_3 [singleswitch_3_default]
Compiling architecture behavioral of entity xil_defaultlib.singleSwitch_4 [singleswitch_4_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_0 [railwaysignal_0_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_1 [railwaysignal_1_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_2 [railwaysignal_2_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_3 [railwaysignal_3_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_4 [railwaysignal_4_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_5 [railwaysignal_5_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_6 [railwaysignal_6_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_7 [railwaysignal_7_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_8 [railwaysignal_8_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_9 [railwaysignal_9_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_10 [railwaysignal_10_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_11 [railwaysignal_11_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_12 [railwaysignal_12_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_13 [railwaysignal_13_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_14 [railwaysignal_14_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_15 [railwaysignal_15_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_16 [railwaysignal_16_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_17 [railwaysignal_17_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_18 [railwaysignal_18_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_19 [railwaysignal_19_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_20 [railwaysignal_20_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_21 [railwaysignal_21_default]
Compiling architecture behavioral of entity xil_defaultlib.railwaySignal_22 [railwaysignal_22_default]
Compiling architecture behavioral of entity xil_defaultlib.node_0 [node_0_default]
Compiling architecture behavioral of entity xil_defaultlib.node_1 [node_1_default]
Compiling architecture behavioral of entity xil_defaultlib.node_2 [node_2_default]
Compiling architecture behavioral of entity xil_defaultlib.node_3 [node_3_default]
Compiling architecture behavioral of entity xil_defaultlib.node_4 [node_4_default]
Compiling architecture behavioral of entity xil_defaultlib.node_5 [node_5_default]
Compiling architecture behavioral of entity xil_defaultlib.node_6 [node_6_default]
Compiling architecture behavioral of entity xil_defaultlib.node_7 [node_7_default]
Compiling architecture behavioral of entity xil_defaultlib.node_8 [node_8_default]
Compiling architecture behavioral of entity xil_defaultlib.node_9 [node_9_default]
Compiling architecture behavioral of entity xil_defaultlib.node_10 [node_10_default]
Compiling architecture behavioral of entity xil_defaultlib.route_0 [route_0_default]
Compiling architecture behavioral of entity xil_defaultlib.route_1 [route_1_default]
Compiling architecture behavioral of entity xil_defaultlib.route_2 [route_2_default]
Compiling architecture behavioral of entity xil_defaultlib.route_3 [route_3_default]
Compiling architecture behavioral of entity xil_defaultlib.route_4 [route_4_default]
Compiling architecture behavioral of entity xil_defaultlib.route_5 [route_5_default]
Compiling architecture behavioral of entity xil_defaultlib.route_6 [route_6_default]
Compiling architecture behavioral of entity xil_defaultlib.route_7 [route_7_default]
Compiling architecture behavioral of entity xil_defaultlib.route_8 [route_8_default]
Compiling architecture behavioral of entity xil_defaultlib.route_9 [route_9_default]
Compiling architecture behavioral of entity xil_defaultlib.route_10 [route_10_default]
Compiling architecture behavioral of entity xil_defaultlib.route_11 [route_11_default]
Compiling architecture behavioral of entity xil_defaultlib.route_12 [route_12_default]
Compiling architecture behavioral of entity xil_defaultlib.route_13 [route_13_default]
Compiling architecture behavioral of entity xil_defaultlib.route_14 [route_14_default]
Compiling architecture behavioral of entity xil_defaultlib.route_15 [route_15_default]
Compiling architecture behavioral of entity xil_defaultlib.route_16 [route_16_default]
Compiling architecture behavioral of entity xil_defaultlib.route_17 [route_17_default]
Compiling architecture behavioral of entity xil_defaultlib.route_18 [route_18_default]
Compiling architecture behavioral of entity xil_defaultlib.route_19 [route_19_default]
Compiling architecture behavioral of entity xil_defaultlib.route_20 [route_20_default]
Compiling architecture behavioral of entity xil_defaultlib.network [network_default]
Compiling architecture behavioral of entity xil_defaultlib.interlocking [interlocking_default]
Compiling architecture behavioral of entity xil_defaultlib.printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.system [system_default]
Compiling architecture behavioral of entity xil_defaultlib.global
Built simulation snapshot global_behav
