Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 87bee3b13f574c2bb9d87d2d45597b5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_extended_behav xil_defaultlib.tb_mips_extended xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux6.v" Line 1. Module mux6(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/maindec.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux6(WIDTH=32)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.tb_mips_extended
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_extended_behav
