
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000367                       # Number of seconds simulated
sim_ticks                                   367263702                       # Number of ticks simulated
final_tick                               5031394887348                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163953                       # Simulator instruction rate (inst/s)
host_op_rate                                   289801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88224497                       # Simulator tick rate (ticks/s)
host_mem_usage                                4489300                       # Number of bytes of host memory used
host_seconds                                     4.16                       # Real time elapsed on the host
sim_insts                                      682505                       # Number of instructions simulated
sim_ops                                       1206388                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::cpu.dtb.walker          128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         3008                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         1088                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        74496                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data       190784                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              270016                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        74496                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          74560                       # Number of instructions bytes read from this memory
testsys.physmem.num_reads::cpu.dtb.walker            2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           47                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           17                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1164                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         2981                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 4219                       # Number of read requests responded to by this memory
testsys.physmem.bw_read::cpu.dtb.walker        348523                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        697047                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              174262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              522785                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      8190300                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      2962449                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    202840628                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    519474152                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              735210146                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         174262                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    202840628                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         203014890                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       348523                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       697047                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             174262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             522785                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      8190300                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      2962449                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    202840628                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    519474152                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             735210146                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                        0                       # number of replacements
testsys.iocache.tagsinuse                           0                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                        0                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                          nan                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                   0                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                          1927                       # number of replacements
testsys.l2.tagsinuse                      1579.331823                       # Cycle average of tags in use
testsys.l2.total_refs                            1252                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                          1927                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.649715                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          211.859913                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.106254                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.901346                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.058481                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.375383                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    23.252744                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     2.546777                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    459.648810                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    879.582115                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.051724                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000026                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000464                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000014                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000092                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.005677                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.000622                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.112219                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.214742                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.385579                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::cpu.dtb.walker             3                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2539                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker          251                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          347                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          486                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   3626                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks            1020                       # number of Writeback hits
testsys.l2.Writeback_hits::total                 1020                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data           40                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                  40                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           17                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   17                       # number of ReadExReq hits
testsys.l2.demand_hits::cpu.dtb.walker              3                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2539                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker          251                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          347                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          503                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    3643                       # number of demand (read+write) hits
testsys.l2.overall_hits::cpu.dtb.walker             3                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2539                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker          251                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          347                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          503                       # number of overall hits
testsys.l2.overall_hits::total                   3643                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           70                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker           21                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1296                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data         2416                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 3812                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data           28                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total                28                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          662                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                663                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           70                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker           21                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1296                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         3078                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  4475                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           70                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker           21                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1296                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         3078                       # number of overall misses
testsys.l2.overall_misses::total                 4475                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      5310683                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker      1880594                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    123199806                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data    240987005                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      371378088                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data       290124                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total       290124                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     68363767                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     68363767                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      5310683                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker      1880594                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    123199806                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    309350772                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       439741855                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      5310683                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker      1880594                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    123199806                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    309350772                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      439741855                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2609                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          272                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1643                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         2902                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7438                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks         1020                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total             1020                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data           68                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total              68                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          679                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              680                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            5                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2609                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          272                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1643                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         3581                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8118                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            5                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2609                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          272                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1643                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         3581                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8118                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.026830                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.077206                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.788801                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.832529                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.512503                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.411765                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.411765                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.974963                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.975000                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.026830                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.077206                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.788801                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.859536                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.551244                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.026830                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.077206                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.788801                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.859536                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.551244                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 75866.900000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 89552.095238                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 95061.578704                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 99746.276904                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 97423.422875                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 10361.571429                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 10361.571429                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103268.530211                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 103112.770739                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 75866.900000                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 89552.095238                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 95061.578704                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 100503.824561                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 98266.336313                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 75866.900000                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 89552.095238                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 95061.578704                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 100503.824561                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 98266.336313                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                 300                       # number of writebacks
testsys.l2.writebacks::total                      300                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           70                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker           21                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1296                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data         2416                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            3803                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data           28                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total           28                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          662                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           662                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           70                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1296                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         3078                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             4465                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           70                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker           21                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1296                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         3078                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            4465                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      4923099                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1764369                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    116024577                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data    227597338                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    350309383                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1385440                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total      1385440                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     64723623                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     64723623                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      4923099                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker      1764369                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    116024577                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    292320961                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    415033006                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      4923099                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker      1764369                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    116024577                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    292320961                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    415033006                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.026830                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.077206                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.788801                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.832529                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.511293                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.411765                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.974963                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.973529                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.026830                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.077206                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.788801                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.859536                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.550012                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.026830                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.077206                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.788801                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.859536                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.550012                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 70329.985714                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 84017.571429                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 89525.136574                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 94204.196192                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 92113.958191                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        49480                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total        49480                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97769.823263                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97769.823263                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 70329.985714                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 84017.571429                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 89525.136574                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 94971.072450                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 92952.520941                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 70329.985714                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 84017.571429                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 89525.136574                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 94971.072450                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 92952.520941                       # average overall mshr miss latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      2041.410253                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks           85.054615                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        0.266997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        3.999996                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.999999                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999976                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    31.552856                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     5.355592                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    600.555802                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   1311.624418                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.002596                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000008                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000963                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000163                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.018328                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.040028                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.062299                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker           23                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            4                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst          132                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data           94                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                    253                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks             300                       # number of Writeback hits
testsys.l3.Writeback_hits::total                  300                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data           16                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                  16                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data            3                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                    3                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker           23                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker            4                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst          132                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data           97                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                     256                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker           23                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker            4                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst          132                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data           97                       # number of overall hits
testsys.l3.overall_hits::total                    256                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           47                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           17                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1164                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data         2322                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 3559                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data           12                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                12                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          659                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                660                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1164                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         2981                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  4219                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           47                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           17                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1164                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         2981                       # number of overall misses
testsys.l3.overall_misses::total                 4219                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      4419499                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      1645169                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    109940491                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data    218236372                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      334241531                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     62431909                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     62431909                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      4419499                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      1645169                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    109940491                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    280668281                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       396673440                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      4419499                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      1645169                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    109940491                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    280668281                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      396673440                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           70                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker           21                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1296                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data         2416                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               3812                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks          300                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total              300                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data           28                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total              28                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          662                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              663                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           70                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker           21                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1296                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         3078                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                4475                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           70                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker           21                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1296                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         3078                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               4475                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.671429                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.809524                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.898148                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.961093                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.933631                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.428571                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.428571                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.995468                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.995475                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.671429                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.809524                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.898148                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.968486                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.942793                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.671429                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.809524                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.898148                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.968486                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.942793                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 94031.893617                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 96774.647059                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 94450.593643                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 93986.378984                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 93914.450969                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94737.342944                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94593.801515                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 94031.893617                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 96774.647059                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 94450.593643                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 94152.392150                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 94020.725290                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 94031.893617                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 96774.647059                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 94450.593643                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 94152.392150                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 94020.725290                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           47                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           17                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1164                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data         2322                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            3550                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data           12                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total           12                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          659                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           659                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1164                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         2981                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             4209                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           47                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           17                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1164                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         2981                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            4209                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3761281                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1409481                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     93589102                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data    185577300                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    284337164                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       940800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       940800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     53070533                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     53070533                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      3761281                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      1409481                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     93589102                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data    238647833                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    337407697                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      3761281                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      1409481                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     93589102                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data    238647833                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    337407697                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.671429                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.809524                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.898148                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.961093                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.931270                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.428571                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.995468                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.993967                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.671429                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.809524                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.898148                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.968486                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.940559                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.671429                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.809524                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.898148                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.968486                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.940559                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 80027.255319                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 82910.647059                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80403.008591                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79921.317829                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 80094.975775                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80531.916540                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80531.916540                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 80027.255319                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 82910.647059                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 80403.008591                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 80056.300906                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 80163.387265                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 80027.255319                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 82910.647059                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 80403.008591                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 80056.300906                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 80163.387265                       # average overall mshr miss latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         14                       # Number of instructions committed
testsys.cpu.committedOps                           24                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   24                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          24                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                30                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            5                       # number of memory refs
testsys.cpu.num_load_insts                          4                       # Number of load instructions
testsys.cpu.num_store_insts                         1                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1135                       # number of replacements
testsys.cpu.icache.tagsinuse               365.834496                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   16102                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1135                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 14.186784                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.352225                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   365.482272                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000688                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.713833                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.714521                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        33843                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          33862                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        33843                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           33862                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        33843                       # number of overall hits
testsys.cpu.icache.overall_hits::total          33862                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1980                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1981                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1980                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1981                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1980                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1981                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    163384537                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    163384537                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    163384537                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    163384537                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    163384537                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    163384537                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           20                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35823                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35843                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           20                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35823                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35843                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           20                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35823                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35843                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.050000                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.055272                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.055269                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.050000                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.055272                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.055269                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.050000                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.055272                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.055269                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 82517.442929                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 82475.788491                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 82517.442929                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 82475.788491                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 82517.442929                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 82475.788491                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          337                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          337                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          337                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          337                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          337                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1643                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1643                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1643                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1643                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1643                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1643                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    129319135                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    129319135                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    129319135                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    129319135                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    129319135                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    129319135                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.045864                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.045839                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.045864                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.045839                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.045864                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.045839                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 78709.150943                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78709.150943                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 78709.150943                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 78709.150943                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 78709.150943                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 78709.150943                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          266                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.802792                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           869                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          266                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        3.266917                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     1.056004                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     8.746788                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.066000                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.546674                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.612674                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker         1661                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total         1661                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker         1661                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total         1661                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker         1661                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total         1661                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          301                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          305                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          301                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          305                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          301                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          305                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      5570129                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      5570129                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      5570129                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      5570129                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      5570129                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      5570129                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker         1962                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total         1966                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker         1962                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total         1966                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker         1962                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total         1966                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.153415                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.155137                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.153415                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.155137                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.153415                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.155137                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 18505.411960                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 18262.718033                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 18505.411960                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 18262.718033                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 18505.411960                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 18262.718033                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          301                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          301                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          301                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          301                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      4613229                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4613229                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      4613229                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4613229                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      4613229                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4613229                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.153415                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.153103                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.153415                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.153103                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.153415                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.153103                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 15326.342193                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15326.342193                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 15326.342193                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 15326.342193                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 15326.342193                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 15326.342193                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2635                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.797260                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs          1813                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2635                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.688046                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.098999                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.698262                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.006187                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.856141                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.862329                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            3                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker         1979                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total         1982                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            3                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker         1979                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total         1982                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            3                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker         1979                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total         1982                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            5                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2680                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2685                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            5                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2680                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2685                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            5                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2680                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2685                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     32362698                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     32362698                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     32362698                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     32362698                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     32362698                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     32362698                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         4659                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         4667                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            8                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         4659                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         4667                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            8                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         4659                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         4667                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.575231                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.575316                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.575231                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.575316                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.575231                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.575316                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12075.633582                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12053.146369                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12075.633582                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12053.146369                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12075.633582                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12053.146369                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total           17                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2680                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2680                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2680                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2680                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2680                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2680                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     24001140                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     24001140                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     24001140                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     24001140                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     24001140                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     24001140                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.575231                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.574245                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.575231                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.574245                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.575231                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.574245                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8955.649254                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8955.649254                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8955.649254                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8955.649254                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8955.649254                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8955.649254                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                  3071                       # number of replacements
testsys.cpu.dcache.tagsinuse               479.260954                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   51061                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                  3071                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 16.626832                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5031078358300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.382496                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   478.878458                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000747                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.935309                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.936057                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            2                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        46453                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          46455                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20806                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20806                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            2                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        67259                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           67261                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            2                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        67259                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          67261                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         7063                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         7065                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          748                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          749                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            3                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         7811                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          7814                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            3                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         7811                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         7814                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    668222111                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    668222111                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     74334116                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     74334116                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    742556227                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    742556227                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    742556227                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    742556227                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            4                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        53516                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        53520                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21554                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21555                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            5                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        75070                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        75075                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            5                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        75070                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        75075                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.500000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.131979                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.132007                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.034704                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.034748                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.600000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.104050                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.104083                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.600000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.104050                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.104083                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 94608.822172                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 94582.039774                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 99377.160428                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 99244.480641                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 95065.449622                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 95028.951497                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 95065.449622                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 95028.951497                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks         1003                       # number of writebacks
testsys.cpu.dcache.writebacks::total             1003                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         4160                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         4160                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         4162                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         4162                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         4162                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         4162                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         2903                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         2903                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          746                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          746                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         3649                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         3649                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         3649                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         3649                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    250782094                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total    250782094                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     71403597                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     71403597                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    322185691                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    322185691                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    322185691                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    322185691                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.054245                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054241                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.034611                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034609                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.048608                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.048605                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.048608                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.048605                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 86387.218050                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86387.218050                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 95715.277480                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95715.277480                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 88294.242532                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 88294.242532                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 88294.242532                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 88294.242532                       # average overall mshr miss latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                 1102864                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           59707                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        59707                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         6434                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        37966                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           26591                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       154980                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                276692                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              59707                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        26591                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                87653                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          33016                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              7413                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        436082                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.PendingTrapStallCycles         2554                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35823                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2930                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             98                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       714591                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.709687                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.124126                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          629349     88.07%     88.07% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            9161      1.28%     89.35% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            5494      0.77%     90.12% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3954      0.55%     90.68% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6187      0.87%     91.54% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            5962      0.83%     92.38% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            5955      0.83%     93.21% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3395      0.48%     93.68% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           45134      6.32%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       714591                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.054138                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.250885                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          161986                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       444065                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            78061                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         4569                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         25909                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        489323                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts            2                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         25909                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          171469                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         351627                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        62129                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            73195                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        30261                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        467869                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          452                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          8944                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents        17203                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          220                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       568477                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups      1222192                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups      1222192                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       341732                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          226594                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         2084                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         2071                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            72804                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        68486                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        28567                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         1818                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          932                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            441771                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2069                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           381580                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         2142                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       155095                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       256768                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          657                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       714591                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.533984                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.259446                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       561262     78.54%     78.54% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        56221      7.87%     86.41% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        35867      5.02%     91.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        23932      3.35%     94.78% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        17133      2.40%     97.18% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10814      1.51%     98.69% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         6778      0.95%     99.64% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2113      0.30%     99.93% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          471      0.07%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       714591                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            737     32.61%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.61% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           830     36.73%     69.34% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          693     30.66%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2883      0.76%      0.76% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       292168     76.57%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.32% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        60269     15.79%     93.12% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26260      6.88%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        381580                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.345990                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               2260                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1483494                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       599065                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       368148                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        380957                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         4281                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        24034                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         7013                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         25909                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles         313426                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles         3985                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       443840                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         4511                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        68486                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        28567                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         2049                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents          2131                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          137                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         2128                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         5690                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         7818                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       373582                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        58028                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         7998                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               83693                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           38565                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25665                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.338738                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                369292                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               368148                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           260007                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           412930                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.333811                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.629664                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       162321                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1412                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         6784                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       688838                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.408462                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.343886                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       594896     86.36%     86.36% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        36734      5.33%     91.69% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        14012      2.03%     93.73% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        16011      2.32%     96.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         7241      1.05%     97.10% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3749      0.54%     97.65% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         3242      0.47%     98.12% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2212      0.32%     98.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8        10741      1.56%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       688838                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       157808                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        281364                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 65991                       # Number of memory references committed
testsys.switch_cpus.commit.loads                44437                       # Number of loads committed
testsys.switch_cpus.commit.membars                  0                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             31473                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           281004                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events        10741                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads             1120885                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             913535                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 388273                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts             157808                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               281364                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       157808                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.988644                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.988644                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.143089                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.143089                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          743144                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         433294                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         171540                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1925                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        12104                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         7736                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         5618824                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          905854                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            6544518                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      5618824                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       5618824                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       776468                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          776468                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1513                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          967                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           702353                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           133868                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              838701                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data          102746                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total             102746                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     32957246                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     21063884                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15299154176                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2466494769                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17819670075                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15299154176                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15299154176                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2114197498                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2114197498                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     32957246                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     21063884                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15299154176                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4580692268                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19933867573                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                        1102903                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    524683                       # Number of instructions committed
drivesys.cpu.committedOps                      925000                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              923149                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                    0                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        78416                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     923149                       # number of integer instructions
drivesys.cpu.num_fp_insts                           0                       # number of float instructions
drivesys.cpu.num_int_register_reads           2439219                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes          1061000                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                  0                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes                 0                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      236683                       # number of memory refs
drivesys.cpu.num_load_insts                    133940                       # Number of load instructions
drivesys.cpu.num_store_insts                   102743                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                  1102903                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.094196                       # Number of seconds simulated
sim_ticks                                1094196094614                       # Number of ticks simulated
final_tick                               6125962495743                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68868                       # Simulator instruction rate (inst/s)
host_op_rate                                   128620                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88039880                       # Simulator tick rate (ticks/s)
host_mem_usage                                4664820                       # Number of bytes of host memory used
host_seconds                                 12428.41                       # Real time elapsed on the host
sim_insts                                   855918856                       # Number of instructions simulated
sim_ops                                    1598543306                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        49408                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          3533824                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker       143936                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker        36608                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       932352                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      9724096                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            14420224                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       932352                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         932352                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks     10573632                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total         10573632                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          772                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             55216                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker         2249                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          572                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        14568                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       151939                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               225316                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         165213                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              165213                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        45155                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet             3229608                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker       131545                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker        33457                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst       852089                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data      8886977                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total               13178830                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst       852089                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total            852089                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks          9663379                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total               9663379                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks          9663379                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        45155                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet            3229608                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker       131545                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker        33457                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst       852089                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data      8886977                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total              22842209                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                   105356                       # number of replacements
testsys.iocache.tagsinuse                   15.478712                       # Cycle average of tags in use
testsys.iocache.total_refs                      55084                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                   105370                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.522767                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5032545004000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.116389                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        15.362323                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.007274                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.960145                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.967420                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          18689                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             18689                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          8130                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             8130                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           26819                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              26819                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          26819                       # number of overall hits
testsys.iocache.overall_hits::total             26819                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           27                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet       103847                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total          103874                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide         1728                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        99413                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total         101141                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide         1755                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        203260                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           205015                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide         1755                       # number of overall misses
testsys.iocache.overall_misses::ethernet       203260                       # number of overall misses
testsys.iocache.overall_misses::total          205015                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      1095000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   4605220944                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   4606315944                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    178369784                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   6701819000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   6880188784                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    179464784                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet  11307039944                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  11486504728                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    179464784                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet  11307039944                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  11486504728                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           27                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet       122536                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total        122563                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide         1728                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet       107543                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total       109271                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide         1755                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       230079                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         231834                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide         1755                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       230079                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        231834                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.847482                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.847515                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.924402                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.925598                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.883436                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.884318                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.883436                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.884318                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 40555.555556                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 44346.210714                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44345.225408                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 103223.254630                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67413.909650                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 68025.714438                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 102259.136182                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 55628.455889                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 56027.630798                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 102259.136182                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 55628.455889                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 56027.630798                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       958400                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  92                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 10417.391304                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          56774                       # number of writebacks
testsys.iocache.writebacks::total               56774                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           27                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet       103847                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total       103874                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide         1728                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        99413                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total       101141                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide         1755                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       203260                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       205015                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide         1755                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       203260                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       205015                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       755600                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   3321268289                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   3322023889                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    157566192                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   5473623105                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   5631189297                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    158321792                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   8794891394                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8953213186                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    158321792                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   8794891394                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8953213186                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.847482                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.847515                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.924402                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.925598                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.883436                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.884318                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.883436                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.884318                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 27985.185185                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 31982.322927                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 31981.283950                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 91184.138889                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55059.429904                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 55676.622705                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 90211.847293                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 43269.169507                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 43671.015223                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 90211.847293                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 43269.169507                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 43671.015223                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           27                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           27                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                      31136095                       # number of replacements
testsys.l2.tagsinuse                      3595.773696                       # Cycle average of tags in use
testsys.l2.total_refs                        50889194                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                      31139607                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          1.634227                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          452.018586                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    58.994219                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    35.732606                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   2422.147327                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    626.880958                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.110356                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.014403                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.008724                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.591345                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.153047                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.877874                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker     17415856                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker      4389135                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst     19428667                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      5283626                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               46517284                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         6967691                       # number of Writeback hits
testsys.l2.Writeback_hits::total              6967691                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data      1183355                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total             1183355                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data      1057478                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total              1057478                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker     17415856                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker      4389135                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst     19428667                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      6341104                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                47574762                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker     17415856                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker      4389135                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst     19428667                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      6341104                       # number of overall hits
testsys.l2.overall_hits::total               47574762                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker       516347                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker       316385                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst     20973457                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data      6747017                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total             28553206                       # number of ReadReq misses
testsys.l2.Writeback_misses::writebacks             3                       # number of Writeback misses
testsys.l2.Writeback_misses::total                  3                       # number of Writeback misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        80606                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             80606                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data      1989639                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total            1989639                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker       516347                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker       316385                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst     20973457                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      8736656                       # number of demand (read+write) misses
testsys.l2.demand_misses::total              30542845                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker       516347                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker       316385                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst     20973457                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      8736656                       # number of overall misses
testsys.l2.overall_misses::total             30542845                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker  11527258700                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker   6799870531                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst 462654260894                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data 167491447858                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total   648472837983                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   2186504242                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   2186504242                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  56969008890                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  56969008890                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker  11527258700                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker   6799870531                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst 462654260894                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data 224460456748                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total    705441846873                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker  11527258700                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker   6799870531                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst 462654260894                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data 224460456748                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total   705441846873                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker     17932203                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker      4705520                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     40402124                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data     12030643                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           75070490                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      6967694                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          6967694                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data      1263961                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total         1263961                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data      3047117                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total          3047117                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker     17932203                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker      4705520                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     40402124                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data     15077760                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            78117607                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker     17932203                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker      4705520                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     40402124                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data     15077760                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           78117607                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.028794                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.067237                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.519118                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.560819                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.380352                       # miss rate for ReadReq accesses
testsys.l2.Writeback_miss_rate::writebacks     0.000000                       # miss rate for Writeback accesses
testsys.l2.Writeback_miss_rate::total        0.000000                       # miss rate for Writeback accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.063773                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.063773                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.652958                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.652958                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.028794                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.067237                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.519118                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.579440                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.390985                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.028794                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.067237                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.519118                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.579440                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.390985                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22324.635759                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 21492.392278                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22059.036853                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 24824.518429                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 22711.034200                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 27125.824901                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 27125.824901                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 28632.836856                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 28632.836856                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22324.635759                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 21492.392278                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22059.036853                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 25691.804364                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 23096.795563                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22324.635759                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 21492.392278                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22059.036853                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 25691.804364                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 23096.795563                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks             4433910                       # number of writebacks
testsys.l2.writebacks::total                  4433910                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker         1616                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker         1777                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total              3393                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker         1616                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker         1777                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total               3393                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker         1616                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker         1777                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total              3393                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker       514731                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker       314608                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst     20973457                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data      6747017                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total        28549813                       # number of ReadReq MSHR misses
testsys.l2.Writeback_mshr_misses::writebacks            3                       # number of Writeback MSHR misses
testsys.l2.Writeback_mshr_misses::total             3                       # number of Writeback MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        80606                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        80606                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data      1989639                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total       1989639                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker       514731                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker       314608                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst     20973457                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      8736656                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total         30539452                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker       514731                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker       314608                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst     20973457                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      8736656                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total        30539452                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker   8740905823                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   5059290898                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 343671448149                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data 130366183778                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total 487837828648                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   3333914732                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   3333914732                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  45785666918                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  45785666918                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker   8740905823                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker   5059290898                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst 343671448149                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data 176151850696                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total 533623495566                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker   8740905823                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker   5059290898                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst 343671448149                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data 176151850696                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total 533623495566                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data  10267963682                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total  10267963682                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data  15381784130                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total  15381784130                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  25649747812                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  25649747812                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.028704                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.066859                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.519118                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.560819                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.380307                       # mshr miss rate for ReadReq accesses
testsys.l2.Writeback_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for Writeback accesses
testsys.l2.Writeback_mshr_miss_rate::total     0.000000                       # mshr miss rate for Writeback accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.063773                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.063773                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.652958                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.652958                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.028704                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.066859                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.519118                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.579440                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.390942                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.028704                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.066859                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.519118                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.579440                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.390942                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 16981.502616                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16081.253172                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16386.018201                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19322.047622                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17087.251277                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 41360.627397                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 41360.627397                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 23012.047370                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 23012.047370                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 16981.502616                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16081.253172                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16386.018201                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 20162.388298                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 17473.250521                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 16981.502616                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16081.253172                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16386.018201                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 20162.388298                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 17473.250521                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        167971                       # number of replacements
testsys.l3.tagsinuse                     32340.489432                       # Cycle average of tags in use
testsys.l3.total_refs                        32686416                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        200461                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                        163.056235                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        18894.435689                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        0.109708                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.002048                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.006007                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   422.689011                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker   136.822647                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   5602.726686                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   7283.697635                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.576612                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000003                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.012899                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.004175                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.170982                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.222281                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.986953                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker       512482                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker       314036                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst     20958881                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data      6598791                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total               28384190                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks         4433913                       # number of Writeback hits
testsys.l3.Writeback_hits::total              4433913                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data        30624                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total               30624                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data      1823325                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total              1823325                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker       512482                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker       314036                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst     20958881                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data      8422116                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                30207515                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker       512482                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker       314036                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst     20958881                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data      8422116                       # number of overall hits
testsys.l3.overall_hits::total               30207515                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker         2249                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          572                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        14576                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data       148226                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total               165623                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        70786                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             70786                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       145510                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             145510                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker         2249                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          572                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        14576                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       293736                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                311133                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker         2249                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          572                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        14576                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       293736                       # number of overall misses
testsys.l3.overall_misses::total               311133                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker    208565107                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     53273771                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst   1363709481                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   8660231883                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total    10285780242                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data   1789806738                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total   1789806738                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  13062301048                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  13062301048                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker    208565107                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     53273771                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst   1363709481                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  21722532931                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     23348081290                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker    208565107                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     53273771                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst   1363709481                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  21722532931                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    23348081290                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker       514731                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker       314608                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst     20973457                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data      6747017                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total           28549813                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks      4433913                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total          4433913                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data       101410                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total          101410                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data      1968835                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total          1968835                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker       514731                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker       314608                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst     20973457                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      8715852                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total            30518648                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker       514731                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker       314608                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst     20973457                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      8715852                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total           30518648                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.004369                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.001818                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.000695                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.021969                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.005801                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.698018                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.698018                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.073907                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.073907                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.004369                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.001818                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.000695                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.033701                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.010195                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.004369                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.001818                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.000695                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.033701                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.010195                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 92736.819475                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93135.963287                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93558.553856                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 58425.862420                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 62103.574033                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 25284.755997                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 25284.755997                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 89769.095237                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 89769.095237                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 92736.819475                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93135.963287                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93558.553856                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 73952.572824                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 75042.124397                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 92736.819475                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93135.963287                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93558.553856                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 73952.572824                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 75042.124397                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks              108439                       # number of writebacks
testsys.l3.writebacks::total                   108439                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker         2249                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          572                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        14576                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data       148226                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total          165623                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        70786                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        70786                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       145510                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        145510                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker         2249                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          572                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        14576                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       293736                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           311133                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker         2249                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          572                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        14576                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       293736                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          311133                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    177019746                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     45235268                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst   1158122517                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   6571709621                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   7952087152                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   3515993063                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   3515993063                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data  10979870707                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total  10979870707                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker    177019746                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     45235268                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst   1158122517                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  17551580328                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  18931957859                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker    177019746                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     45235268                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst   1158122517                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  17551580328                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  18931957859                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   9148390211                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   9148390211                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data  13697902050                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total  13697902050                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  22846292261                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  22846292261                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.004369                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.001818                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000695                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.021969                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.005801                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.698018                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.698018                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.073907                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.073907                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.004369                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.001818                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.000695                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.033701                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.010195                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.004369                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.001818                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.000695                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.033701                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.010195                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 78710.425078                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79082.636364                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79454.069498                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44335.741510                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 48013.181454                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 49670.740867                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 49670.740867                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75457.842808                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 75457.842808                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 78710.425078                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79082.636364                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79454.069498                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 59752.908489                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 60848.440567                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 78710.425078                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79082.636364                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79454.069498                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 59752.908489                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 60848.440567                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      2840148                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1795168                       # Bytes Received
testsys.ethernet.txPackets                      25002                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      25002                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  5000                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 25000                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                33890203                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     50004                       # Total Packets
testsys.ethernet.totBytes                     4635316                       # Total Bytes
testsys.ethernet.totPPS                         45699                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                 20765185                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                 13125019                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                          22850                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                          22850                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               21529                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              40402133                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999913                       # Cycle average of tags in use
testsys.cpu.icache.total_refs               136760144                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              40402645                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.384930                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999913                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst    136734707                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total      136734707                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst    136734707                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total       136734707                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst    136734707                       # number of overall hits
testsys.cpu.icache.overall_hits::total      136734707                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     44492793                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     44492793                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     44492793                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      44492793                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     44492793                       # number of overall misses
testsys.cpu.icache.overall_misses::total     44492793                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 965667055034                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 965667055034                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 965667055034                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 965667055034                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 965667055034                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 965667055034                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst    181227500                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total    181227500                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst    181227500                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total    181227500                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst    181227500                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total    181227500                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.245508                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.245508                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.245508                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.245508                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.245508                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.245508                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21703.898315                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 21703.898315                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21703.898315                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 21703.898315                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21703.898315                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 21703.898315                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       334423                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              8                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 41802.875000                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      4090648                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total      4090648                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst      4090648                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total      4090648                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst      4090648                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total      4090648                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     40402145                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     40402145                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     40402145                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     40402145                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     40402145                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     40402145                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 751499211369                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 751499211369                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 751499211369                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 751499211369                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 751499211369                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 751499211369                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.222936                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.222936                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.222936                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.222936                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.222936                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.222936                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18600.478053                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18600.478053                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18600.478053                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 18600.478053                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18600.478053                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 18600.478053                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements      4707963                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.997365                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs       4357809                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs      4707979                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.925622                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.000159                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.997206                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999825                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999835                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker      4357207                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total      4357207                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker      4357207                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total      4357207                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker      4357207                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total      4357207                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker      4708662                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total      4708662                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker      4708662                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total      4708662                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker      4708662                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total      4708662                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker  78995916438                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total  78995916438                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker  78995916438                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total  78995916438                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker  78995916438                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total  78995916438                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker      9065869                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total      9065869                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker      9065869                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total      9065869                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker      9065869                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total      9065869                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.519383                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.519383                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.519383                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.519383                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.519383                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.519383                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16776.722652                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16776.722652                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16776.722652                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16776.722652                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16776.722652                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16776.722652                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks        56945                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total        56945                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker      4708662                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total      4708662                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker      4708662                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total      4708662                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker      4708662                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total      4708662                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker  64524393154                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  64524393154                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker  64524393154                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total  64524393154                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker  64524393154                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total  64524393154                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.519383                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.519383                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.519383                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.519383                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.519383                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.519383                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13703.339325                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13703.339325                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13703.339325                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13703.339325                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13703.339325                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13703.339325                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements     17936790                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.985895                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs       5361625                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs     17936806                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.298917                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.985895                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999118                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999118                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker      5361431                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total      5361431                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker      5361431                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total      5361431                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker      5361431                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total      5361431                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker     17947705                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total     17947705                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker     17947705                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total     17947705                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker     17947705                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total     17947705                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker 277438495900                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total 277438495900                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker 277438495900                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total 277438495900                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker 277438495900                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total 277438495900                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker     23309136                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total     23309136                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker     23309136                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total     23309136                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker     23309136                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total     23309136                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.769986                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.769986                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.769986                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.769986                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.769986                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.769986                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15458.160021                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15458.160021                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15458.160021                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15458.160021                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15458.160021                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15458.160021                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks        24742                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total        24742                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker     17947705                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total     17947705                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker     17947705                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total     17947705                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker     17947705                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total     17947705                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker 222544206975                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 222544206975                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker 222544206975                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 222544206975                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker 222544206975                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 222544206975                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.769986                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.769986                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.769986                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.769986                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.769986                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.769986                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12399.591311                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12399.591311                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12399.591311                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12399.591311                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12399.591311                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12399.591311                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements              15036591                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.832633                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs               283524950                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs              15037103                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 18.855025                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.832633                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999673                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999673                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data    183480858                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total      183480858                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     98583333                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      98583333                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data    282064191                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total       282064191                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data    282064191                       # number of overall hits
testsys.cpu.dcache.overall_hits::total      282064191                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data     18775321                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total     18775321                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      4323313                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      4323313                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data     23098634                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total      23098634                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data     23098634                       # number of overall misses
testsys.cpu.dcache.overall_misses::total     23098634                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 521561639075                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 521561639075                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 112312006117                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total 112312006117                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 633873645192                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 633873645192                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 633873645192                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 633873645192                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data    202256179                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total    202256179                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data    102906646                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total    102906646                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    305162825                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    305162825                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    305162825                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    305162825                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.092829                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.092829                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.042012                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.042012                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.075693                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.075693                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.075693                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.075693                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27779.106364                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 27779.106364                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 25978.226910                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 25978.226910                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27442.040304                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 27442.040304                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27442.040304                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 27442.040304                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      6886007                       # number of writebacks
testsys.cpu.dcache.writebacks::total          6886007                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6739599                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      6739599                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        33791                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        33791                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      6773390                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      6773390                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      6773390                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      6773390                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     12035722                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total     12035722                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4289522                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      4289522                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data     16325244                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total     16325244                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data     16325244                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total     16325244                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 290009828917                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total 290009828917                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  96520183986                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  96520183986                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 386530012903                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total 386530012903                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 386530012903                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total 386530012903                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data  10721993222                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  10721993222                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data  15983347952                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total  15983347952                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  26705341174                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  26705341174                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.059507                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059507                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.041684                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041684                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.053497                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.053497                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.053497                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.053497                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24095.756691                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24095.756691                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22501.384533                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22501.384533                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23676.829143                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 23676.829143                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23676.829143                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 23676.829143                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles              3246597354                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups       233237317                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted    233237317                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect     42919455                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups    199019832                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits       104261559                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles   1428725292                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts            1067914768                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches          233237317                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches    104261559                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles            332835864                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles      156821482                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles          85072922                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     399527130                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       698818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles      2075546                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines        181227508                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes     29681218                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes        1190087                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples   2361317493                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.845849                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.294065                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0      2037122163     86.27%     86.27% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1        20232420      0.86%     87.13% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2        14865755      0.63%     87.76% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3        26658328      1.13%     88.89% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4        23002001      0.97%     89.86% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5        27826205      1.18%     91.04% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6        19842141      0.84%     91.88% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7        16959605      0.72%     92.60% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8       174808875      7.40%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total   2361317493                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.071841                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.328934                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles      1492702904                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    442597848                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles        307312383                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      6322493                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles     112381865                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts    1933837303                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          985                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles     112381865                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles      1514412528                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles      145155909                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    251300601                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles        290797214                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     47269376                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts    1851892088                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents       703396                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents       7325444                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents     31543694                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents       179487                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands   2011364826                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   4605263484                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   4605175892                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups        87592                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps   1203986053                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       807378771                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      6227551                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      6265007                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts        146399498                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads    261073711                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores    160998571                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads     16673806                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores     14965616                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded        1714672796                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      9011674                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued       1547520557                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      7829205                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined    581299545                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    774858098                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      3328127                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples   2361317493                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.655363                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.431544                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0   1786105227     75.64%     75.64% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1    195475414      8.28%     83.92% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2    124104358      5.26%     89.17% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     85361725      3.62%     92.79% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     69945758      2.96%     95.75% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     49741067      2.11%     97.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6     37113304      1.57%     99.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7     11182059      0.47%     99.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8      2288581      0.10%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total   2361317493                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu        4569802     41.74%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.74% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       4192415     38.29%     80.04% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite      2185597     19.96%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass     18571009      1.20%      1.20% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu   1148410650     74.21%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead    237761461     15.36%     90.77% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite    142777437      9.23%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total    1547520557                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.476659                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt           10947814                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.007074                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   5481959882                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes   2305367743                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses   1470059769                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads        40278                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes        23258                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses        20105                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses    1539877231                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses          20131                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads     23804413                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     96669126                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses       514594                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       430914                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores     58063729                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads       199406                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles     112381865                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       80941318                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles      1894341                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts   1723684470                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts     30245801                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts    261073711                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts    160998571                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      7953658                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        910158                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        74670                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       430914                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect     14181616                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect     33934504                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts     48116120                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts   1499900895                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts    226315093                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts     47619662                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           363296905                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches       158159205                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores         136981812                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.461992                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent            1473070904                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count           1470079874                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        924238485                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers       1423990079                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.452806                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.649048                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    639586981                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      5683547                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts     43158816                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples   2249842100                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.481798                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.435219                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0   1892040477     84.10%     84.10% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1    128643099      5.72%     89.81% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     57941245      2.58%     92.39% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     63759401      2.83%     95.22% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     33581587      1.49%     96.72% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5     15045469      0.67%     97.39% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6     12125777      0.54%     97.92% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      7782405      0.35%     98.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     38922640      1.73%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total   2249842100                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    586526854                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps    1083970102                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs             267339426                       # Number of memory references committed
testsys.switch_cpus.commit.loads            164404584                       # Number of loads committed
testsys.switch_cpus.commit.membars             579509                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches         125459692                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts       1079400144                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     38922640                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          3933180396                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes         3559981136                       # The number of ROB writes
testsys.switch_cpus.timesIdled               24527800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              885279861                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles            27568595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          586526854                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps           1083970102                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    586526854                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      5.535292                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                5.535292                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.180659                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.180659                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads      2870952542                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes     1581477972                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads            20105                       # number of floating regfile reads
testsys.switch_cpus.misc_regfile_reads      706737986                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       5328367                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         7320                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2755232                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       945856                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        84232                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2838455088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       511571072                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3353818800                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2838455088                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2838455088                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      3764224                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      3800212                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    356803249                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       364367685                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          915                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet           107508                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       118232                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker        10529                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        354806886                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         81032757                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           436076827                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        58816                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet          122510                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        51468400                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           51649726                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide         6690                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet            2518042                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker       864430                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker        76981                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst         2594100913                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data          467531437                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total            3065098492                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst    2594100913                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total       2594100913                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide      3440173                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet           3473063                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data         326087116                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total            333000352                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide      3446863                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet           5991105                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker       864430                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker        76981                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst        2594100913                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data         793618553                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total           3398098845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          919                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      3764224                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          919                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1795168                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     2840148                       # Bytes Received
drivesys.ethernet.txPackets                     25002                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     25002                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 5000                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                25000                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth               33890203                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    50004                       # Total Packets
drivesys.ethernet.totBytes                    4635316                       # Total Bytes
drivesys.ethernet.totPPS                        45699                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                13125019                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                20765185                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                         22850                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                         22850                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts              21419                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                     3285865552                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 267969601                       # Number of instructions committed
drivesys.cpu.committedOps                   512049614                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           510344209                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               115219                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     36553626                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  510344209                       # number of integer instructions
drivesys.cpu.num_fp_insts                      115219                       # number of float instructions
drivesys.cpu.num_int_register_reads        1316079398                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        564768856                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads             265268                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            115147                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   132716298                       # number of memory refs
drivesys.cpu.num_load_insts                  81115538                       # Number of load instructions
drivesys.cpu.num_store_insts                 51600760                       # Number of store instructions
drivesys.cpu.num_idle_cycles             2686957000.633059                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             598908551.366941                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.182268                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.817732                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
