//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 oh1015@EEWS104A-011 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Tue Mar 15 13:56:15 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\oh1015\AppData\Local\Temp\log7880240a820.0"
# Loading options from registry.
project load //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1
# Moving session transcript to file "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\quartus_proj\DE0_CAMERA_MOUSE\catapult_ip\greyscale\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h} -recurse -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 2.95 seconds, memory usage 207440kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 798, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 798, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 798, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 798, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 798, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 798, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 181, Vars = 160) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 181, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 181, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 746, Real ops = 181, Vars = 161) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 746, Real ops = 181, Vars = 161) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 735, Real ops = 179, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(76): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' iterated at most 5 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 552, Real ops = 108, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 534, Real ops = 107, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 534, Real ops = 107, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 107, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 107, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 525, Real ops = 107, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 107, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 525, Real ops = 107, Vars = 26) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h} -recurse -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
# Info: Completed transformation 'compile' on solution 'mean_vga.v11': elapsed time 8.83 seconds, memory usage 211068kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v11' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 750). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 150). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 533, Real ops = 108, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 533, Real ops = 108, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 533, Real ops = 108, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 533, Real ops = 108, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 712, Real ops = 149, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 743, Real ops = 201, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 507, Real ops = 124, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 513, Real ops = 196, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 513, Real ops = 196, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 513, Real ops = 196, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 513, Real ops = 196, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 917, Real ops = 219, Vars = 259) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 612, Real ops = 223, Vars = 68) (SOL-10)
# Design 'mean_vga' contains '301' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v11': elapsed time 13.10 seconds, memory usage 211708kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Prescheduled LOOP 'SHIFT' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Prescheduled LOOP 'FRAME' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 91 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 89, Area (Datapath, Register, Total) = 5350.20, 0.00, 5350.20 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 89, Area (Datapath, Register, Total) = 5293.26, 0.00, 5293.26 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 89, Area (Datapath, Register, Total) = 5289.86, 0.00, 5289.86 (CRAAS-10)
# Info: Optimized LOOP 'SHIFT': Latency = 89, Area (Datapath, Register, Total) = 5289.86, 0.00, 5289.86 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 89, Area (Datapath, Register, Total) = 4959.86, 0.00, 4959.86 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 89, Area (Datapath, Register, Total) = 4629.86, 0.00, 4629.86 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 89, Area (Datapath, Register, Total) = 4299.86, 0.00, 4299.86 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 89, Area (Datapath, Register, Total) = 4299.86, 0.00, 4299.86 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v11': elapsed time 3.49 seconds, memory usage 214888kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1043, Real ops = 302, Vars = 204) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1033, Real ops = 301, Vars = 196) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1013, Real ops = 301, Vars = 192) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 819, Real ops = 281, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 819, Real ops = 281, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 819, Real ops = 281, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 833, Real ops = 281, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 824, Real ops = 281, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 822, Real ops = 281, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 820, Real ops = 281, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 834, Real ops = 281, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 825, Real ops = 281, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 820, Real ops = 281, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 834, Real ops = 281, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 825, Real ops = 281, Vars = 81) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v11': elapsed time 7.61 seconds, memory usage 235268kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v11' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1402, Real ops = 400, Vars = 1098) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1393, Real ops = 400, Vars = 1091) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 15, Real ops = 4, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1549, Real ops = 398, Vars = 123) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1540, Real ops = 398, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1047, Real ops = 438, Vars = 175) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1038, Real ops = 438, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 998, Real ops = 400, Vars = 129) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 989, Real ops = 400, Vars = 122) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 399, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 983, Real ops = 399, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 399, Vars = 126) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 983, Real ops = 399, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 983, Real ops = 399, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 399, Vars = 126) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 399, Vars = 126) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 983, Real ops = 399, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 399, Vars = 126) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 983, Real ops = 399, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v11': elapsed time 6.41 seconds, memory usage 235268kB, peak memory usage 330188kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v11' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation FRAME:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation ACC1:acc#111:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(18,0,15,1,18) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,15,1,17) (ASG-1)
# Shared Operations SHIFT:acc#1,ACC1:acc#20,FRAME:acc#3 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,ACC1:acc#11 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Shared Operations ACC1:mul#33,ACC1:mul#2 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17) (ASG-3)
# Shared Operations ACC1:acc,FRAME:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-3)
# Shared Operations ACC1:mul#30,ACC1:mul#31 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1189, Real ops = 423, Vars = 1167) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1180, Real ops = 423, Vars = 1160) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 946, Real ops = 364, Vars = 128) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 937, Real ops = 364, Vars = 121) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 4, Vars = 8) (SOL-10)
# Warning: Input port 'st(FRAME)#2_tr0' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 921, Real ops = 354, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 912, Real ops = 354, Vars = 105) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1077, Real ops = 389, Vars = 1058) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1068, Real ops = 389, Vars = 1051) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1077, Real ops = 389, Vars = 1058) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1068, Real ops = 389, Vars = 1051) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1077, Real ops = 389, Vars = 1058) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1068, Real ops = 389, Vars = 1051) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 941, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 932, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 939, Real ops = 366, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 930, Real ops = 366, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 926, Real ops = 371, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 919, Real ops = 371, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 919, Real ops = 371, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 928, Real ops = 371, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 919, Real ops = 371, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v11/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v11': elapsed time 29.03 seconds, memory usage 237244kB, peak memory usage 330188kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h} -recurse -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.h' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 3.04 seconds, memory usage 242316kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v5' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 179, Vars = 158) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 742, Real ops = 179, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 742, Real ops = 179, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 742, Real ops = 179, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 742, Real ops = 179, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 733, Real ops = 179, Vars = 213) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(76): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 540, Real ops = 105, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 523, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 516, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 516, Real ops = 104, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v12': elapsed time 5.27 seconds, memory usage 237648kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v12' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 518, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 520, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 698, Real ops = 147, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 724, Real ops = 199, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 499, Real ops = 125, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 204, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 529, Real ops = 200, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '277' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v12': elapsed time 14.63 seconds, memory usage 238388kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 4486.46, 0.00, 4486.46 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4429.53, 0.00, 4429.53 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4096.13, 0.00, 4096.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 3766.13, 0.00, 3766.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 3436.13, 0.00, 3436.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 3436.13, 0.00, 3436.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v12': elapsed time 3.68 seconds, memory usage 240924kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 928, Real ops = 278, Vars = 175) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 277, Vars = 167) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 898, Real ops = 277, Vars = 163) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 786, Real ops = 267, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 777, Real ops = 267, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 775, Real ops = 267, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 59) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v12': elapsed time 7.97 seconds, memory usage 251004kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v12' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1206, Real ops = 308, Vars = 881) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1197, Real ops = 308, Vars = 874) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1393, Real ops = 343, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1384, Real ops = 343, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 924, Real ops = 380, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 915, Real ops = 380, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 875, Real ops = 343, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 866, Real ops = 343, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v12': elapsed time 6.83 seconds, memory usage 252012kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v12' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation for:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation ACC1:acc#111:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(18,0,15,1,18) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,15,1,17) (ASG-1)
# Shared Operations ACC1:acc#115,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#20 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,ACC1:acc#11 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Shared Operations ACC1:mul#33,ACC1:mul#2 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17) (ASG-3)
# Shared Operations ACC1:acc,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-3)
# Shared Operations ACC1:mul#30,ACC1:mul#31 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1005, Real ops = 339, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 996, Real ops = 339, Vars = 975) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 16, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 889, Real ops = 333, Vars = 104) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 880, Real ops = 333, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 860, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 332, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v12/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v12': elapsed time 27.11 seconds, memory usage 254944kB, peak memory usage 360124kB (SOL-9)
go compile
directive set /mean_vga/vin -STREAM 150
# Info: Branching solution 'mean_vga.v13' at state 'compile' (PRJ-2)
# /mean_vga/vin/STREAM 150
directive set /mean_vga/vout -STREAM 30
# /mean_vga/vout/STREAM 30
directive set /mean_vga/core/main/for -UNROLL yes
# /mean_vga/core/main/for/UNROLL yes
directive set /mean_vga/core/main/for/for:for -UNROLL yes
# /mean_vga/core/main/for/for:for/UNROLL yes
directive set /mean_vga/core/main/SHIFT -UNROLL yes
# /mean_vga/core/main/SHIFT/UNROLL yes
directive set /mean_vga/core/main/ACC1 -UNROLL yes
# /mean_vga/core/main/ACC1/UNROLL yes
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v13' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2497, Real ops = 501, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2252, Real ops = 437, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2251, Real ops = 437, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2251, Real ops = 437, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2250, Real ops = 437, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2267, Real ops = 442, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2266, Real ops = 442, Vars = 80) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2382, Real ops = 474, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2236, Real ops = 434, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2119, Real ops = 818, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2119, Real ops = 818, Vars = 78) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 2119, Real ops = 818, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2119, Real ops = 818, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2119, Real ops = 818, Vars = 83) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 2121, Real ops = 818, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2121, Real ops = 818, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2120, Real ops = 818, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2120, Real ops = 818, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2119, Real ops = 818, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2119, Real ops = 818, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2119, Real ops = 818, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2119, Real ops = 818, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2697, Real ops = 818, Vars = 414) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2122, Real ops = 818, Vars = 85) (SOL-10)
# Design 'mean_vga' contains '1197' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v13': elapsed time 23.20 seconds, memory usage 259484kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 5119.37, 0.00, 5119.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4863.04, 0.00, 4863.04 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4786.91, 0.00, 4786.91 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4786.91, 0.00, 4786.91 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v13': elapsed time 17.30 seconds, memory usage 269800kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 3503, Real ops = 1198, Vars = 188) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3493, Real ops = 1197, Vars = 180) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3488, Real ops = 1197, Vars = 175) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3352, Real ops = 1147, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3351, Real ops = 1147, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3365, Real ops = 1147, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3356, Real ops = 1147, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3351, Real ops = 1147, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3365, Real ops = 1147, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3356, Real ops = 1147, Vars = 117) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v13': elapsed time 47.00 seconds, memory usage 291112kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v13' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 3793, Real ops = 931, Vars = 2736) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3784, Real ops = 931, Vars = 2729) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 5646, Real ops = 1195, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 5637, Real ops = 1195, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3438, Real ops = 1212, Vars = 162) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3429, Real ops = 1212, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1191, Vars = 135) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1191, Vars = 128) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1190, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1190, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1190, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1190, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1190, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1190, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1190, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1190, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1190, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1190, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v13': elapsed time 73.06 seconds, memory usage 293864kB, peak memory usage 360124kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v13' (SOL-8)
# Warning: Reassigned operation ACC1:acc#493:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) (ASG-1)
# Warning: Reassigned operation ACC1:acc#475:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,12,0,14) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,1,14) (ASG-1)
# Shared Operations ACC1:acc#404,ACC1:acc#54 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Shared Operations ACC1:acc#398,ACC1:acc#100 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Shared Operations ACC1:acc#408,ACC1:acc#77 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Shared Operations ACC1:acc#385,ACC1:acc#123 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)#3:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 3445, Real ops = 1192, Vars = 3430) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3436, Real ops = 1192, Vars = 3423) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3243, Real ops = 1131, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3234, Real ops = 1131, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3455, Real ops = 1198, Vars = 3440) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3446, Real ops = 1198, Vars = 3433) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3455, Real ops = 1198, Vars = 3440) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3446, Real ops = 1198, Vars = 3433) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 3455, Real ops = 1198, Vars = 3440) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3446, Real ops = 1198, Vars = 3433) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3366, Real ops = 1166, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3357, Real ops = 1166, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3348, Real ops = 1166, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3339, Real ops = 1166, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3335, Real ops = 1170, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3331, Real ops = 1170, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3340, Real ops = 1170, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3331, Real ops = 1170, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 6, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v13/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v13': elapsed time 115.83 seconds, memory usage 301144kB, peak memory usage 360124kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 3.21 seconds, memory usage 304648kB, peak memory usage 427248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v5' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 802, Real ops = 184, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 802, Real ops = 184, Vars = 182) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 802, Real ops = 184, Vars = 182) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 802, Real ops = 184, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 802, Real ops = 184, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 802, Real ops = 184, Vars = 182) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 770, Real ops = 181, Vars = 158) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 747, Real ops = 181, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 747, Real ops = 181, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 181, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 181, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 181, Vars = 213) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 113, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 113, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 113, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(76): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 545, Real ops = 107, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 528, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 528, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 106, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 106, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v14': elapsed time 6.74 seconds, memory usage 312804kB, peak memory usage 427248kB (SOL-9)
directive set /mean_vga/core/main -PIPELINE_INIT_INTERVAL 1
# /mean_vga/core/main/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v14' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2502, Real ops = 503, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2257, Real ops = 439, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2256, Real ops = 439, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2256, Real ops = 439, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2255, Real ops = 439, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2272, Real ops = 444, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2271, Real ops = 444, Vars = 80) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2387, Real ops = 476, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2241, Real ops = 436, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2126, Real ops = 820, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2126, Real ops = 820, Vars = 79) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 2126, Real ops = 820, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2126, Real ops = 820, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 820, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2125, Real ops = 820, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 820, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2125, Real ops = 820, Vars = 84) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 2127, Real ops = 820, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2127, Real ops = 820, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2126, Real ops = 820, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2126, Real ops = 820, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 820, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2125, Real ops = 820, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 820, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2125, Real ops = 820, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2715, Real ops = 822, Vars = 423) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2127, Real ops = 821, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2127, Real ops = 821, Vars = 86) (SOL-10)
# Design 'mean_vga' contains '1200' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v14': elapsed time 27.71 seconds, memory usage 313340kB, peak memory usage 427248kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 5141.08, 0.00, 5141.08 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4883.38, 0.00, 4883.38 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4808.62, 0.00, 4808.62 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4808.62, 0.00, 4808.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v14': elapsed time 16.96 seconds, memory usage 317800kB, peak memory usage 427248kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v14' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 3543, Real ops = 1201, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3533, Real ops = 1200, Vars = 214) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3528, Real ops = 1200, Vars = 209) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3388, Real ops = 1150, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3359, Real ops = 1150, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3373, Real ops = 1150, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3364, Real ops = 1150, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3359, Real ops = 1150, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3373, Real ops = 1150, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3364, Real ops = 1150, Vars = 137) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v14': elapsed time 67.28 seconds, memory usage 327916kB, peak memory usage 427248kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v14' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 3794, Real ops = 941, Vars = 2753) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3785, Real ops = 941, Vars = 2746) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 5642, Real ops = 1203, Vars = 143) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 5633, Real ops = 1203, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3401, Real ops = 1198, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3392, Real ops = 1198, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3401, Real ops = 1198, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3392, Real ops = 1198, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v14': elapsed time 57.27 seconds, memory usage 330112kB, peak memory usage 427248kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v14' (SOL-8)
# Warning: Reassigned operation ACC1:acc#493:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) (ASG-1)
# Warning: Reassigned operation ACC1:acc#475:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,12,0,14) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,1,14) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1199, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1199, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3399, Real ops = 1197, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3390, Real ops = 1197, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3399, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3390, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3390, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3399, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3399, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3390, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3399, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3390, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1199, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1199, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1199, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1199, Vars = 3398) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1199, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1199, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3400, Real ops = 1197, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3391, Real ops = 1197, Vars = 132) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v14/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v14': elapsed time 102.20 seconds, memory usage 336852kB, peak memory usage 427248kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 3.34 seconds, memory usage 341440kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v5' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 807, Real ops = 185, Vars = 185) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 807, Real ops = 185, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 807, Real ops = 185, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 807, Real ops = 185, Vars = 185) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 807, Real ops = 185, Vars = 185) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 807, Real ops = 185, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 774, Real ops = 182, Vars = 158) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 182, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 182, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 182, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 182, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 742, Real ops = 182, Vars = 213) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 562, Real ops = 113, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 562, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 562, Real ops = 113, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 562, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 562, Real ops = 113, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 562, Real ops = 113, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(76): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 549, Real ops = 107, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 531, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 531, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 106, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 106, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v15': elapsed time 7.69 seconds, memory usage 345280kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v15' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2505, Real ops = 503, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2260, Real ops = 439, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2259, Real ops = 439, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2259, Real ops = 439, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2254, Real ops = 437, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2271, Real ops = 442, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2270, Real ops = 442, Vars = 80) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2386, Real ops = 474, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2240, Real ops = 434, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 818, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2125, Real ops = 818, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2123, Real ops = 818, Vars = 79) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 2123, Real ops = 818, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2123, Real ops = 818, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2122, Real ops = 818, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2122, Real ops = 818, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2122, Real ops = 818, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2122, Real ops = 818, Vars = 85) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 2124, Real ops = 818, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2124, Real ops = 818, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2123, Real ops = 818, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2123, Real ops = 818, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2122, Real ops = 818, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2122, Real ops = 818, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2122, Real ops = 818, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2122, Real ops = 818, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2727, Real ops = 823, Vars = 434) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2127, Real ops = 822, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2127, Real ops = 822, Vars = 87) (SOL-10)
# Design 'mean_vga' contains '1201' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v15': elapsed time 30.65 seconds, memory usage 345812kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 5111.78, 0.00, 5111.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4856.14, 0.00, 4856.14 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4779.32, 0.00, 4779.32 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4779.32, 0.00, 4779.32 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v15': elapsed time 18.69 seconds, memory usage 352652kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 3543, Real ops = 1202, Vars = 223) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3533, Real ops = 1201, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3528, Real ops = 1201, Vars = 210) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3388, Real ops = 1151, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3359, Real ops = 1151, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3373, Real ops = 1151, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3364, Real ops = 1151, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 3359, Real ops = 1151, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3373, Real ops = 1151, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3364, Real ops = 1151, Vars = 138) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v15': elapsed time 75.26 seconds, memory usage 360364kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v15' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 3792, Real ops = 941, Vars = 2747) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3783, Real ops = 941, Vars = 2740) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 5654, Real ops = 1205, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 5645, Real ops = 1205, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1201, Vars = 141) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1201, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1201, Vars = 141) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1201, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v15': elapsed time 64.18 seconds, memory usage 363224kB, peak memory usage 463840kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v15' (SOL-8)
# Warning: Reassigned operation ACC1:acc#493:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) (ASG-1)
# Warning: Reassigned operation ACC1:acc#475:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,12,0,14) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,1,14) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 141) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3407, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3398, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 3398) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 3405) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 3398) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 141) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3408, Real ops = 1200, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3399, Real ops = 1200, Vars = 133) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v15/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v15': elapsed time 113.66 seconds, memory usage 369928kB, peak memory usage 463840kB (SOL-9)
