// Seed: 1402547427
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  wand id_4;
  always @(id_4 or negedge !id_4) begin : LABEL_0
    id_3[1'b0] = id_2;
  end
  wire id_5;
  wire id_6 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @* id_1 = id_2 + "";
  wor id_4;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
