{
  "module_name": "qedr-abi.h",
  "hash_id": "6a1aa4627e03aef3a8c740f7c787ca869a0431efe7d7fcd80e552fc890bdeec3",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/rdma/qedr-abi.h",
  "human_readable_source": " \n \n#ifndef __QEDR_USER_H__\n#define __QEDR_USER_H__\n\n#include <linux/types.h>\n\n#define QEDR_ABI_VERSION\t\t(8)\n\n \nenum qedr_alloc_ucontext_flags {\n\tQEDR_ALLOC_UCTX_EDPM_MODE\t= 1 << 0,\n\tQEDR_ALLOC_UCTX_DB_REC\t\t= 1 << 1,\n\tQEDR_SUPPORT_DPM_SIZES\t\t= 1 << 2,\n};\n\nstruct qedr_alloc_ucontext_req {\n\t__u32 context_flags;\n\t__u32 reserved;\n};\n\n#define QEDR_LDPM_MAX_SIZE\t(8192)\n#define QEDR_EDPM_TRANS_SIZE\t(64)\n#define QEDR_EDPM_MAX_SIZE\t(ROCE_REQ_MAX_INLINE_DATA_SIZE)\n\nenum qedr_rdma_dpm_type {\n\tQEDR_DPM_TYPE_NONE\t\t= 0,\n\tQEDR_DPM_TYPE_ROCE_ENHANCED\t= 1 << 0,\n\tQEDR_DPM_TYPE_ROCE_LEGACY\t= 1 << 1,\n\tQEDR_DPM_TYPE_IWARP_LEGACY\t= 1 << 2,\n\tQEDR_DPM_TYPE_ROCE_EDPM_MODE\t= 1 << 3,\n\tQEDR_DPM_SIZES_SET\t\t= 1 << 4,\n};\n\nstruct qedr_alloc_ucontext_resp {\n\t__aligned_u64 db_pa;\n\t__u32 db_size;\n\n\t__u32 max_send_wr;\n\t__u32 max_recv_wr;\n\t__u32 max_srq_wr;\n\t__u32 sges_per_send_wr;\n\t__u32 sges_per_recv_wr;\n\t__u32 sges_per_srq_wr;\n\t__u32 max_cqes;\n\t__u8 dpm_flags;\n\t__u8 wids_enabled;\n\t__u16 wid_count;\n\t__u16 ldpm_limit_size;\n\t__u8 edpm_trans_size;\n\t__u8 reserved;\n\t__u16 edpm_limit_size;\n\t__u8 padding[6];\n};\n\nstruct qedr_alloc_pd_ureq {\n\t__aligned_u64 rsvd1;\n};\n\nstruct qedr_alloc_pd_uresp {\n\t__u32 pd_id;\n\t__u32 reserved;\n};\n\nstruct qedr_create_cq_ureq {\n\t__aligned_u64 addr;\n\t__aligned_u64 len;\n};\n\nstruct qedr_create_cq_uresp {\n\t__u32 db_offset;\n\t__u16 icid;\n\t__u16 reserved;\n\t__aligned_u64 db_rec_addr;\n};\n\nstruct qedr_create_qp_ureq {\n\t__u32 qp_handle_hi;\n\t__u32 qp_handle_lo;\n\n\t \n\t \n\t__aligned_u64 sq_addr;\n\n\t \n\t__aligned_u64 sq_len;\n\n\t \n\t \n\t__aligned_u64 rq_addr;\n\n\t \n\t__aligned_u64 rq_len;\n};\n\nstruct qedr_create_qp_uresp {\n\t__u32 qp_id;\n\t__u32 atomic_supported;\n\n\t \n\t__u32 sq_db_offset;\n\t__u16 sq_icid;\n\n\t \n\t__u32 rq_db_offset;\n\t__u16 rq_icid;\n\n\t__u32 rq_db2_offset;\n\t__u32 reserved;\n\n\t \n\t__aligned_u64 sq_db_rec_addr;\n\n\t \n\t__aligned_u64 rq_db_rec_addr;\n\n};\n\nstruct qedr_create_srq_ureq {\n\t \n\t__aligned_u64 prod_pair_addr;\n\n\t \n\t__aligned_u64 srq_addr;\n\n\t \n\t__aligned_u64 srq_len;\n};\n\nstruct qedr_create_srq_uresp {\n\t__u16 srq_id;\n\t__u16 reserved0;\n\t__u32 reserved1;\n};\n\n \nstruct qedr_user_db_rec {\n\t__aligned_u64 db_data;  \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}