{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 15:18:20 2013 " "Info: Processing started: Wed Dec 18 15:18:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addOne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addOne-behav " "Info: Found design unit 1: addOne-behav" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addOne " "Info: Found entity 1: addOne" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_splitter-behav " "Info: Found design unit 1: clock_splitter-behav" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_splitter " "Info: Found entity 1: clock_splitter" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-behav " "Info: Found design unit 1: Clock1Hz-behav" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Info: Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Info: Found design unit 1: PC-behav" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/ROM.vhd " "Warning: Can't analyze file -- file C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/ROM.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-behav " "Info: Found design unit 1: sign_ext-behav" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Info: Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ROM/ROM_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ROM/ROM_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2-SYN " "Info: Found design unit 1: rom_2-SYN" {  } { { "../ROM/ROM_2.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/ROM_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Info: Found entity 1: ROM_2" {  } { { "../ROM/ROM_2.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/ROM_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ROM/lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ROM/lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../RAM/lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../RAM/lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/ram_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux/ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mux-SYN " "Info: Found design unit 1: ram_mux-SYN" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mux " "Info: Found entity 1: ram_mux" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_splitter clock_splitter:inst2 " "Info: Elaborating entity \"clock_splitter\" for hierarchy \"clock_splitter:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 248 360 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../controller/controller.vhd 2 1 " "Warning: Using design file ../controller/controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-functions " "Info: Found design unit 1: controller-functions" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst12 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -96 1504 1680 64 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst11 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 1160 1368 240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst10 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 944 1104 144 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "../ROM/lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ../Assembler/ProcessorAssembler/bin/Debug/simple_out.mif " "Info: Parameter \"lpm_file\" = \"../Assembler/ProcessorAssembler/bin/Debug/simple_out.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "Warning: 2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/simple_out.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 640 800 208 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addOne addOne:inst6 " "Info: Elaborating entity \"addOne\" for hierarchy \"addOne:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -64 928 1088 32 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/reg_file.bdf 1 1 " "Warning: Using design file ../reg_file/reg_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst7 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 96 1624 1888 288 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/mux_8/mux_8.vhd 2 1 " "Warning: Using design file ../reg_file/mux_8/mux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-behav " "Info: Found design unit 1: mux_8-behav" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Info: Found entity 1: mux_8" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 reg_file:inst7\|mux_8:inst3 " "Info: Elaborating entity \"mux_8\" for hierarchy \"reg_file:inst7\|mux_8:inst3\"" {  } { { "reg_file.bdf" "inst3" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 296 1192 1352 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 mux_8.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(27): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 mux_8.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(28): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 mux_8.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(29): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 mux_8.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(30): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 mux_8.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(31): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 mux_8.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(32): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 mux_8.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(33): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 mux_8.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(34): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe reg_file:inst7\|8dffe:inst6 " "Info: Elaborating entity \"8dffe\" for hierarchy \"reg_file:inst7\|8dffe:inst6\"" {  } { { "reg_file.bdf" "inst6" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|8dffe:inst6 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|8dffe:inst6\"" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/demux_8/demux_8.vhd 2 1 " "Warning: Using design file ../reg_file/demux_8/demux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8-Behavioral " "Info: Found design unit 1: demux_8-Behavioral" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Info: Found entity 1: demux_8" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 reg_file:inst7\|demux_8:inst1 " "Info: Elaborating entity \"demux_8\" for hierarchy \"reg_file:inst7\|demux_8:inst1\"" {  } { { "reg_file.bdf" "inst1" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { -192 408 520 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mux ram_mux:inst13 " "Info: Elaborating entity \"ram_mux\" for hierarchy \"ram_mux:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 72 2832 2968 152 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "lpm_mux_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../alu/alu.vhd 2 1 " "Warning: Using design file ../alu/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functions " "Info: Found design unit 1: alu-functions" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst16 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst16\"" {  } { { "processor.bdf" "inst16" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 2104 2280 240 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluFlag alu.vhd(29) " "Warning (10492): VHDL Process Statement warning at alu.vhd(29): signal \"aluFlag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(33) " "Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(34) " "Warning (10492): VHDL Process Statement warning at alu.vhd(34): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode alu.vhd(36) " "Warning (10492): VHDL Process Statement warning at alu.vhd(36): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode alu.vhd(38) " "Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(40) " "Warning (10492): VHDL Process Statement warning at alu.vhd(40): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(40) " "Warning (10492): VHDL Process Statement warning at alu.vhd(40): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(45) " "Warning (10492): VHDL Process Statement warning at alu.vhd(45): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu.vhd(47): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu.vhd(47): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu.vhd(47): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(53) " "Warning (10492): VHDL Process Statement warning at alu.vhd(53): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(57) " "Warning (10492): VHDL Process Statement warning at alu.vhd(57): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(57) " "Warning (10492): VHDL Process Statement warning at alu.vhd(57): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(58) " "Warning (10492): VHDL Process Statement warning at alu.vhd(58): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(66) " "Warning (10492): VHDL Process Statement warning at alu.vhd(66): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(70) " "Warning (10492): VHDL Process Statement warning at alu.vhd(70): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(70) " "Warning (10492): VHDL Process Statement warning at alu.vhd(70): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(73) " "Warning (10492): VHDL Process Statement warning at alu.vhd(73): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(76) " "Warning (10492): VHDL Process Statement warning at alu.vhd(76): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(76) " "Warning (10492): VHDL Process Statement warning at alu.vhd(76): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu.vhd(78): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu.vhd(78): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(84) " "Warning (10492): VHDL Process Statement warning at alu.vhd(84): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(84) " "Warning (10492): VHDL Process Statement warning at alu.vhd(84): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(85) " "Warning (10492): VHDL Process Statement warning at alu.vhd(85): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(87) " "Warning (10492): VHDL Process Statement warning at alu.vhd(87): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(87) " "Warning (10492): VHDL Process Statement warning at alu.vhd(87): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(87) " "Warning (10492): VHDL Process Statement warning at alu.vhd(87): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu.vhd(93): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(97) " "Warning (10492): VHDL Process Statement warning at alu.vhd(97): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(97) " "Warning (10492): VHDL Process Statement warning at alu.vhd(97): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(98) " "Warning (10492): VHDL Process Statement warning at alu.vhd(98): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(100) " "Warning (10492): VHDL Process Statement warning at alu.vhd(100): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(100) " "Warning (10492): VHDL Process Statement warning at alu.vhd(100): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(100) " "Warning (10492): VHDL Process Statement warning at alu.vhd(100): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(106) " "Warning (10492): VHDL Process Statement warning at alu.vhd(106): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(110) " "Warning (10492): VHDL Process Statement warning at alu.vhd(110): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(110) " "Warning (10492): VHDL Process Statement warning at alu.vhd(110): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(111) " "Warning (10492): VHDL Process Statement warning at alu.vhd(111): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(113) " "Warning (10492): VHDL Process Statement warning at alu.vhd(113): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(113) " "Warning (10492): VHDL Process Statement warning at alu.vhd(113): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(113) " "Warning (10492): VHDL Process Statement warning at alu.vhd(113): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(119) " "Warning (10492): VHDL Process Statement warning at alu.vhd(119): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(123) " "Warning (10492): VHDL Process Statement warning at alu.vhd(123): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(123) " "Warning (10492): VHDL Process Statement warning at alu.vhd(123): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(124) " "Warning (10492): VHDL Process Statement warning at alu.vhd(124): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(126) " "Warning (10492): VHDL Process Statement warning at alu.vhd(126): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(126) " "Warning (10492): VHDL Process Statement warning at alu.vhd(126): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(126) " "Warning (10492): VHDL Process Statement warning at alu.vhd(126): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(132) " "Warning (10492): VHDL Process Statement warning at alu.vhd(132): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedS alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"signedS\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedT alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"signedT\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dCopy alu.vhd(26) " "Warning (10631): VHDL Process Statement warning at alu.vhd(26): inferring latch(es) for signal or variable \"dCopy\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[0\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[0\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[1\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[1\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[2\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[2\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[3\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[3\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[4\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[4\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[5\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[5\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[6\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[6\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[7\] alu.vhd(26) " "Info (10041): Inferred latch for \"dCopy\[7\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[0\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[1\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[2\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[3\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[4\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[5\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[6\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] alu.vhd(26) " "Info (10041): Inferred latch for \"d\[7\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[0\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[0\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[1\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[1\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[2\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[2\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[3\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[3\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[4\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[4\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[5\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[5\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[6\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[6\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[7\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedT\[7\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[0\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[0\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[1\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[1\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[2\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[2\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[3\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[3\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[4\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[4\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[5\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[5\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[6\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[6\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[7\] alu.vhd(26) " "Info (10041): Inferred latch for \"signedS\[7\]\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(26) " "Info (10041): Inferred latch for \"zero\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.vhd(26) " "Info (10041): Inferred latch for \"overflow\" at alu.vhd(26)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst14 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst14\"" {  } { { "processor.bdf" "inst14" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 440 1504 1664 536 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst9 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 2488 2648 200 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "lpm_ram_dq_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/none.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/none.mif -- setting all initial values to 0" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 165 13 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 104 200 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "75 " "Info: Inferred 75 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add0\"" {  } { { "../alu/alu.vhd" "Add0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux0\"" {  } { { "../alu/alu.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add1\"" {  } { { "../alu/alu.vhd" "Add1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add2\"" {  } { { "../alu/alu.vhd" "Add2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add3\"" {  } { { "../alu/alu.vhd" "Add3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 84 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux3\"" {  } { { "../alu/alu.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add4\"" {  } { { "../alu/alu.vhd" "Add4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 97 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add5\"" {  } { { "../alu/alu.vhd" "Add5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 110 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst16\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst16\|Add6\"" {  } { { "../alu/alu.vhd" "Add6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 123 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux6\"" {  } { { "../alu/alu.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux7\"" {  } { { "../alu/alu.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux8\"" {  } { { "../alu/alu.vhd" "Mux8" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux9\"" {  } { { "../alu/alu.vhd" "Mux9" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux10\"" {  } { { "../alu/alu.vhd" "Mux10" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux11\"" {  } { { "../alu/alu.vhd" "Mux11" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux12\"" {  } { { "../alu/alu.vhd" "Mux12" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux13\"" {  } { { "../alu/alu.vhd" "Mux13" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux14\"" {  } { { "../alu/alu.vhd" "Mux14" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux15\"" {  } { { "../alu/alu.vhd" "Mux15" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux16\"" {  } { { "../alu/alu.vhd" "Mux16" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux17\"" {  } { { "../alu/alu.vhd" "Mux17" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux18\"" {  } { { "../alu/alu.vhd" "Mux18" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux19\"" {  } { { "../alu/alu.vhd" "Mux19" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux20\"" {  } { { "../alu/alu.vhd" "Mux20" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux21\"" {  } { { "../alu/alu.vhd" "Mux21" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux22\"" {  } { { "../alu/alu.vhd" "Mux22" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux23\"" {  } { { "../alu/alu.vhd" "Mux23" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux24\"" {  } { { "../alu/alu.vhd" "Mux24" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux25\"" {  } { { "../alu/alu.vhd" "Mux25" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux26\"" {  } { { "../alu/alu.vhd" "Mux26" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux27\"" {  } { { "../alu/alu.vhd" "Mux27" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux28\"" {  } { { "../alu/alu.vhd" "Mux28" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux29\"" {  } { { "../alu/alu.vhd" "Mux29" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux30\"" {  } { { "../alu/alu.vhd" "Mux30" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux31\"" {  } { { "../alu/alu.vhd" "Mux31" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux32\"" {  } { { "../alu/alu.vhd" "Mux32" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux33\"" {  } { { "../alu/alu.vhd" "Mux33" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux34\"" {  } { { "../alu/alu.vhd" "Mux34" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux35\"" {  } { { "../alu/alu.vhd" "Mux35" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux36\"" {  } { { "../alu/alu.vhd" "Mux36" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux37\"" {  } { { "../alu/alu.vhd" "Mux37" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux38\"" {  } { { "../alu/alu.vhd" "Mux38" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst16\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst16\|Mux39\"" {  } { { "../alu/alu.vhd" "Mux39" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux0\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux1\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux2\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux3\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux4\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux5\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux6\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "addOne:inst6\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"addOne:inst6\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst16\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add0\|addcore:adder alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst16\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"alu:inst16\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\] alu:inst16\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 90 17 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010 alu:inst16\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00012 alu:inst16\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00016 alu:inst16\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00016\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst16\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add1\|addcore:adder alu:inst16\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst16\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst16\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst16\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"alu:inst16\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add2\|addcore:adder alu:inst16\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node alu:inst16\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node alu:inst16\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs alu:inst16\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst16\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|LPM_MUX:Mux3 " "Info: Instantiated megafunction \"alu:inst16\|LPM_MUX:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux3\|bypassff:sel_latency_ff\[0\] alu:inst16\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 90 17 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux3\|muxlut:\$00010 alu:inst16\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\|muxlut:\$00010\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst16\|LPM_MUX:Mux3\|muxlut:\$00010\|muxlut:\$00020 alu:inst16\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"alu:inst16\|LPM_MUX:Mux3\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|LPM_MUX:Mux8 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux8\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|LPM_MUX:Mux8 " "Info: Instantiated megafunction \"alu:inst16\|LPM_MUX:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|LPM_MUX:Mux9 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux9\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|LPM_MUX:Mux9 " "Info: Instantiated megafunction \"alu:inst16\|LPM_MUX:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst16\|LPM_MUX:Mux38 " "Info: Elaborated megafunction instantiation \"alu:inst16\|LPM_MUX:Mux38\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst16\|LPM_MUX:Mux38 " "Info: Instantiated megafunction \"alu:inst16\|LPM_MUX:Mux38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|mux_8:inst2\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|LPM_MUX:Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|mux_8:inst2\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"reg_file:inst7\|mux_8:inst2\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux0\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux1 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux1\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux1 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux2 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux2\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux2 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux3\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux3 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux4 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux4\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux4 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux5 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux5\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux5 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux6 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux6\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux6 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|LPM_MUX:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"addOne:inst6\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 102 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 15:18:30 2013 " "Info: Processing ended: Wed Dec 18 15:18:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
