#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 12 14:57:59 2024
# Process ID: 8732
# Current directory: E:/shake/shake/shake.runs/impl_2
# Command line: vivado.exe -log topp.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source topp.tcl -notrace
# Log file: E:/shake/shake/shake.runs/impl_2/topp.vdi
# Journal file: E:/shake/shake/shake.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source topp.tcl -notrace
Command: link_design -top topp -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/masfiyan/Downloads/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [C:/Users/masfiyan/Downloads/Arty-A7-100-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 732.645 ; gain = 428.184
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 732.961 ; gain = 0.316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16fe89cd6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.902 ; gain = 573.238

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10dd0eabb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bae0c37a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 530 cells and removed 815 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b8e0c71a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b8e0c71a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 73868aca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 73868aca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1306.902 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 73868aca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.902 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 73868aca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1306.902 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 73868aca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1306.902 ; gain = 574.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/shake/shake/shake.runs/impl_2/topp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file topp_drc_opted.rpt -pb topp_drc_opted.pb -rpx topp_drc_opted.rpx
Command: report_drc -file topp_drc_opted.rpt -pb topp_drc_opted.pb -rpx topp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/shake/shake/shake.runs/impl_2/topp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.902 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1306.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c2463fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1306.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1306.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92cbcebc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1327.340 ; gain = 20.438

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c9366f60

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c9366f60

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.680 ; gain = 200.777
Phase 1 Placer Initialization | Checksum: c9366f60

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b1085796

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1507.680 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: dc064cce

Time (s): cpu = 00:01:43 ; elapsed = 00:01:06 . Memory (MB): peak = 1507.680 ; gain = 200.777
Phase 2 Global Placement | Checksum: ad77f5ce

Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ad77f5ce

Time (s): cpu = 00:01:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12509fada

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114eafd35

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 114eafd35

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 110b95210

Time (s): cpu = 00:02:30 ; elapsed = 00:01:48 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c879816b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:53 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c879816b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:53 . Memory (MB): peak = 1507.680 ; gain = 200.777
Phase 3 Detail Placement | Checksum: c879816b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1507.680 ; gain = 200.777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19ddb9422

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net shake/kp4/temp_in[0][0][63]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net shake/kp3/temp_in[0][0][63]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net shake/kp2/temp_in[0][0][63]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net shake/kp1/temp_in[0][0][63]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net shake/kp/temp_in[0][0][63]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 6 candidate nets, 0 success, 6 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19ddb9422

Time (s): cpu = 00:03:07 ; elapsed = 00:02:18 . Memory (MB): peak = 1540.844 ; gain = 233.941
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.729. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e3fab9a5

Time (s): cpu = 00:03:08 ; elapsed = 00:02:19 . Memory (MB): peak = 1540.844 ; gain = 233.941
Phase 4.1 Post Commit Optimization | Checksum: 1e3fab9a5

Time (s): cpu = 00:03:08 ; elapsed = 00:02:19 . Memory (MB): peak = 1540.844 ; gain = 233.941

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e3fab9a5

Time (s): cpu = 00:03:09 ; elapsed = 00:02:20 . Memory (MB): peak = 1540.844 ; gain = 233.941

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e3fab9a5

Time (s): cpu = 00:03:09 ; elapsed = 00:02:20 . Memory (MB): peak = 1540.844 ; gain = 233.941

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15af845fe

Time (s): cpu = 00:03:09 ; elapsed = 00:02:21 . Memory (MB): peak = 1540.844 ; gain = 233.941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15af845fe

Time (s): cpu = 00:03:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1540.844 ; gain = 233.941
Ending Placer Task | Checksum: 6ce9f61d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1540.844 ; gain = 233.941
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:27 . Memory (MB): peak = 1540.844 ; gain = 233.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/shake/shake/shake.runs/impl_2/topp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1540.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file topp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1540.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file topp_utilization_placed.rpt -pb topp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1540.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file topp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1540.844 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4d0fada5 ConstDB: 0 ShapeSum: 1fda4878 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13a15f27c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1637.582 ; gain = 96.738
Post Restoration Checksum: NetGraph: d5273d24 NumContArr: 64eeb558 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13a15f27c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 1637.582 ; gain = 96.738

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13a15f27c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1642.125 ; gain = 101.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13a15f27c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1642.125 ; gain = 101.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12584294c

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 1678.121 ; gain = 137.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.754  | TNS=0.000  | WHS=-0.164 | THS=-93.118|

Phase 2 Router Initialization | Checksum: 141c33efc

Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1682.090 ; gain = 141.246

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 142104d77

Time (s): cpu = 00:02:09 ; elapsed = 00:01:34 . Memory (MB): peak = 1703.320 ; gain = 162.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19338
 Number of Nodes with overlaps = 7328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.855  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1cc903220

Time (s): cpu = 00:17:59 ; elapsed = 00:09:58 . Memory (MB): peak = 1703.320 ; gain = 162.477

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12010
 Number of Nodes with overlaps = 4381
 Number of Nodes with overlaps = 1921
 Number of Nodes with overlaps = 810
 Number of Nodes with overlaps = 455
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fb01fa38

Time (s): cpu = 00:37:29 ; elapsed = 00:20:32 . Memory (MB): peak = 1729.195 ; gain = 188.352
Phase 4 Rip-up And Reroute | Checksum: 1fb01fa38

Time (s): cpu = 00:37:29 ; elapsed = 00:20:32 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1959fefe9

Time (s): cpu = 00:37:32 ; elapsed = 00:20:34 . Memory (MB): peak = 1729.195 ; gain = 188.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1959fefe9

Time (s): cpu = 00:37:32 ; elapsed = 00:20:34 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1959fefe9

Time (s): cpu = 00:37:32 ; elapsed = 00:20:34 . Memory (MB): peak = 1729.195 ; gain = 188.352
Phase 5 Delay and Skew Optimization | Checksum: 1959fefe9

Time (s): cpu = 00:37:32 ; elapsed = 00:20:34 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20b7a7531

Time (s): cpu = 00:37:36 ; elapsed = 00:20:36 . Memory (MB): peak = 1729.195 ; gain = 188.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14e094170

Time (s): cpu = 00:37:36 ; elapsed = 00:20:37 . Memory (MB): peak = 1729.195 ; gain = 188.352
Phase 6 Post Hold Fix | Checksum: 14e094170

Time (s): cpu = 00:37:36 ; elapsed = 00:20:37 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.1003 %
  Global Horizontal Routing Utilization  = 22.1992 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 127d3a633

Time (s): cpu = 00:37:37 ; elapsed = 00:20:37 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127d3a633

Time (s): cpu = 00:37:37 ; elapsed = 00:20:38 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8cac0fa2

Time (s): cpu = 00:37:43 ; elapsed = 00:20:44 . Memory (MB): peak = 1729.195 ; gain = 188.352

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8cac0fa2

Time (s): cpu = 00:37:43 ; elapsed = 00:20:44 . Memory (MB): peak = 1729.195 ; gain = 188.352
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:37:43 ; elapsed = 00:20:44 . Memory (MB): peak = 1729.195 ; gain = 188.352

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:37:53 ; elapsed = 00:20:51 . Memory (MB): peak = 1729.195 ; gain = 188.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/shake/shake/shake.runs/impl_2/topp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1729.195 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file topp_drc_routed.rpt -pb topp_drc_routed.pb -rpx topp_drc_routed.rpx
Command: report_drc -file topp_drc_routed.rpt -pb topp_drc_routed.pb -rpx topp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/shake/shake/shake.runs/impl_2/topp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.195 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file topp_methodology_drc_routed.rpt -pb topp_methodology_drc_routed.pb -rpx topp_methodology_drc_routed.rpx
Command: report_methodology -file topp_methodology_drc_routed.rpt -pb topp_methodology_drc_routed.pb -rpx topp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/shake/shake/shake.runs/impl_2/topp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1754.332 ; gain = 25.137
INFO: [runtcl-4] Executing : report_power -file topp_power_routed.rpt -pb topp_power_summary_routed.pb -rpx topp_power_routed.rpx
Command: report_power -file topp_power_routed.rpt -pb topp_power_summary_routed.pb -rpx topp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.246 ; gain = 95.914
INFO: [runtcl-4] Executing : report_route_status -file topp_route_status.rpt -pb topp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file topp_timing_summary_routed.rpt -pb topp_timing_summary_routed.pb -rpx topp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file topp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file topp_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file topp_bus_skew_routed.rpt -pb topp_bus_skew_routed.pb -rpx topp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 15:24:03 2024...
