{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09851,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09955,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0014903,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00287575,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00105182,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00287575,
	"finish__design__instance__count__class:buffer": 37,
	"finish__design__instance__area__class:buffer": 49.742,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 12.768,
	"finish__design__instance__count__class:timing_repair_buffer": 11,
	"finish__design__instance__area__class:timing_repair_buffer": 8.778,
	"finish__design__instance__count__class:inverter": 25,
	"finish__design__instance__area__class:inverter": 13.832,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 5.054,
	"finish__design__instance__count__class:sequential_cell": 60,
	"finish__design__instance__area__class:sequential_cell": 279.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 263,
	"finish__design__instance__area__class:multi_input_combinational_cell": 412.3,
	"finish__design__instance__count": 412,
	"finish__design__instance__area": 781.774,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.384501,
	"finish__clock__skew__setup": 0.00217031,
	"finish__clock__skew__hold": 0.00217031,
	"finish__timing__drv__max_slew_limit": 0.678174,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.692837,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000547122,
	"finish__power__switching__total": 0.000179722,
	"finish__power__leakage__total": 1.75545e-05,
	"finish__power__total": 0.000744398,
	"finish__design__io": 14,
	"finish__design__die__area": 2986.08,
	"finish__design__core__area": 2716.39,
	"finish__design__instance__count": 486,
	"finish__design__instance__area": 801.458,
	"finish__design__instance__count__stdcell": 486,
	"finish__design__instance__area__stdcell": 801.458,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.295045,
	"finish__design__instance__utilization__stdcell": 0.295045,
	"finish__design__rows": 37,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 37,
	"finish__design__sites": 10212,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 10212,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}