(function() {var implementors = {};
implementors["arduino_diecimila"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["arduino_leonardo"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["arduino_mega2560"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["arduino_uno"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["atmega1280_hal"] = [{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart0&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart1&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart2&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart2&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart2&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart3&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart3&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart3&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]}];
implementors["atmega168_hal"] = [{"text":"impl Freeze for Vbg","synthetic":true,"types":[]},{"text":"impl Freeze for Gnd","synthetic":true,"types":[]},{"text":"impl Freeze for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart0&lt;CLOCK&gt;","synthetic":true,"types":[]}];
implementors["atmega2560_hal"] = [{"text":"impl Freeze for Vbg","synthetic":true,"types":[]},{"text":"impl Freeze for Gnd","synthetic":true,"types":[]},{"text":"impl Freeze for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PG5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PH7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PJ7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PK7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PL7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer3Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer4Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer5Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart0&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart1&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart2&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart2&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart2&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart3&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart3&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart3&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]}];
implementors["atmega328p_hal"] = [{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Vbg","synthetic":true,"types":[]},{"text":"impl Freeze for Gnd","synthetic":true,"types":[]},{"text":"impl Freeze for Temperature","synthetic":true,"types":[]},{"text":"impl Freeze for Adc","synthetic":true,"types":[]},{"text":"impl Freeze for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timeout","synthetic":true,"types":[]},{"text":"impl Freeze for Wdt","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart0&lt;CLOCK&gt;","synthetic":true,"types":[]}];
implementors["atmega32u4_hal"] = [{"text":"impl Freeze for Vbg","synthetic":true,"types":[]},{"text":"impl Freeze for Gnd","synthetic":true,"types":[]},{"text":"impl Freeze for Temperature","synthetic":true,"types":[]},{"text":"impl Freeze for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PE6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PF7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer3Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer4Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timeout","synthetic":true,"types":[]},{"text":"impl Freeze for Wdt","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart1&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart1&lt;CLOCK&gt;","synthetic":true,"types":[]}];
implementors["atmega48p_hal"] = [{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Vbg","synthetic":true,"types":[]},{"text":"impl Freeze for Gnd","synthetic":true,"types":[]},{"text":"impl Freeze for Temperature","synthetic":true,"types":[]},{"text":"impl Freeze for Adc","synthetic":true,"types":[]},{"text":"impl Freeze for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for Usart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Freeze for ReadUsart0&lt;CLOCK, RX_MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for WriteUsart0&lt;CLOCK&gt;","synthetic":true,"types":[]}];
implementors["attiny85_hal"] = [{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]}];
implementors["attiny88_hal"] = [{"text":"impl&lt;MODE&gt; Freeze for Pin&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PA3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PB7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PC7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Parts","synthetic":true,"types":[]},{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD0&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD1&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD2&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD3&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD4&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD5&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD6&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for PD7&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Freeze for Spi&lt;MisoInputMode&gt;","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Freeze for I2cMaster&lt;CLOCK, M&gt;","synthetic":true,"types":[]}];
implementors["avr_device"] = [{"text":"impl&lt;REG&gt; !Freeze for Reg&lt;REG&gt;","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Freeze for R&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Freeze for W&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Freeze for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Freeze for FieldReader&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC14D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC15D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SRW0_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRW0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRW1_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRW1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMCRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for XMM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMCRB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRG_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PING_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTG_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTH_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRJ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINJ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTJ_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTK_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTL_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for FOC1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1C_R","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV2_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2B_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for FOC3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV3_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3B_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3C_R","synthetic":true,"types":[]},{"text":"impl Freeze for ICF3_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for FOC4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS5_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for FOC5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FOC5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK5_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR0_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB80_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR1_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB81_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR2_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC2_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB82_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB82_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR3_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC3_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB83_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB83_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ32_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS3_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for JTAG","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF","synthetic":true,"types":[]},{"text":"impl Freeze for PORTG","synthetic":true,"types":[]},{"text":"impl Freeze for PORTH","synthetic":true,"types":[]},{"text":"impl Freeze for PORTJ","synthetic":true,"types":[]},{"text":"impl Freeze for PORTK","synthetic":true,"types":[]},{"text":"impl Freeze for PORTL","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC2","synthetic":true,"types":[]},{"text":"impl Freeze for TC3","synthetic":true,"types":[]},{"text":"impl Freeze for TC4","synthetic":true,"types":[]},{"text":"impl Freeze for TC5","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART0","synthetic":true,"types":[]},{"text":"impl Freeze for USART1","synthetic":true,"types":[]},{"text":"impl Freeze for USART2","synthetic":true,"types":[]},{"text":"impl Freeze for USART3","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR0_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB80_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC2","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART0","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC14D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC15D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SRW0_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRW0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRW1_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRW1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SRL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMCRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for XMM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for XMCRB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRG_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PING_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTG_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTH_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRJ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINJ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTJ_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTK_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTL_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM3C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM5C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS5_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR5_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK5_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR0_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB80_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR1_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB81_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR2_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE2_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC2_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB82_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB82_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR2C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR3_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE3_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC3_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB83_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB83_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ32_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS3_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for JTAG","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF","synthetic":true,"types":[]},{"text":"impl Freeze for PORTG","synthetic":true,"types":[]},{"text":"impl Freeze for PORTH","synthetic":true,"types":[]},{"text":"impl Freeze for PORTJ","synthetic":true,"types":[]},{"text":"impl Freeze for PORTK","synthetic":true,"types":[]},{"text":"impl Freeze for PORTL","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC2","synthetic":true,"types":[]},{"text":"impl Freeze for TC3","synthetic":true,"types":[]},{"text":"impl Freeze for TC4","synthetic":true,"types":[]},{"text":"impl Freeze for TC5","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART0","synthetic":true,"types":[]},{"text":"impl Freeze for USART1","synthetic":true,"types":[]},{"text":"impl Freeze for USART2","synthetic":true,"types":[]},{"text":"impl Freeze for USART3","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR0_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB80_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC2","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART0","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADHSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADHSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXSUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RCSUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RCSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKSEL0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EXCKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RCCKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RCCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKSEL1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for EXTON_R","synthetic":true,"types":[]},{"text":"impl Freeze for RCON_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKSTA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for RAMPZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for RAMPZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RAMPZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RES_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for RCFREQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RCFREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RCCTRL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HWBE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for HWBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Freeze for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for JTRF_R","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_A","synthetic":true,"types":[]},{"text":"impl Freeze for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Freeze for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINDIV_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PINDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PDIV_A","synthetic":true,"types":[]},{"text":"impl Freeze for PDIV_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PLLTM_A","synthetic":true,"types":[]},{"text":"impl Freeze for PLLTM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PLLTM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PLLUSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PLLUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINMUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PINMUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PLLFRQ_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM3C_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DT4L_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DT4L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DT4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR4D_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TC4H_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PWM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PWM4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DTPS4_A","synthetic":true,"types":[]},{"text":"impl Freeze for DTPS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTPS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PSR4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PWM4X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM4X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PWM4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4D_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4B0S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4B0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4B1S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4B1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4A0S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4A0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM4A1S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM4A1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPAC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPAC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPEN4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FPIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FPIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4D_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OC4OE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OC4OE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ENHC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ENHC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TLOCK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TLOCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR4E_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV4_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4B_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF4D_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR1_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC1_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB81_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for RTSEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CTSEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR1D_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UADD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDADDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DETACH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DETACH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RMWKUP_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RMWKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTCPU_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTCPU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDCON_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDFNUM_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUSPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUSPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SOFE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SOFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EORSTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EORSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WAKEUPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WAKEUPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EORSME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EORSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPRSME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPRSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDIEN_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SOFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SOFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EORSTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EORSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WAKEUPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WAKEUPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EORSMI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EORSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPRSMI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPRSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDINT_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for FNCERR_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDMFN_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for UEBCHX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for UEBCLX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EPDIR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EPTYPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UECFG0X_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ALLOC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ALLOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EPBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EPSIZE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UECFG1X_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EPEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for STALLRQC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for STALLRQC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for STALLRQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for STALLRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UECONX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DAT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UEDATX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXINE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for STALLEDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for STALLEDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXOUTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXSTPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXSTPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for NAKOUTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for NAKOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for NAKINE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for NAKINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FLERRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FLERRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UEIENX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UEINT_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXINI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for STALLEDI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for STALLEDI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXOUTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXSTPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXSTPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for NAKOUTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for NAKOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for NAKINI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for NAKINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FIFOCON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FIFOCON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UEINTX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UENUM_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EPRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EPRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UERST_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for NBUSYBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for NBUSYBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DTSEQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTSEQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UNDERFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UNDERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OVERFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OVERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CFGOK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CFGOK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UESTA0X_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for CURRBK_R","synthetic":true,"types":[]},{"text":"impl Freeze for CTRLDIR_R","synthetic":true,"types":[]},{"text":"impl Freeze for UESTA1X_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UVREGE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UVREGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UHWCON_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for VBUSTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for VBUSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OTGPADE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OTGPADE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for FRZCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FRZCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBCON_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for VBUSTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for VBUSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBINT_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for VBUS_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPEED_R","synthetic":true,"types":[]},{"text":"impl Freeze for USBSTA_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for JTAG","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PLL","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for PORTE","synthetic":true,"types":[]},{"text":"impl Freeze for PORTF","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC3","synthetic":true,"types":[]},{"text":"impl Freeze for TC4","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART1","synthetic":true,"types":[]},{"text":"impl Freeze for USB_DEVICE","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Freeze for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEARL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for DOR0_R","synthetic":true,"types":[]},{"text":"impl Freeze for FE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Freeze for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXC0_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXB80_R","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Freeze for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TC2","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for USART0","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for IPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for IPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BIN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for SPMEN_R","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl Freeze for RFLB_R","synthetic":true,"types":[]},{"text":"impl Freeze for CTPB_R","synthetic":true,"types":[]},{"text":"impl Freeze for RSIG_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Freeze for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCKE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRUSI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRUSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for INTF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INTF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for INT0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSR0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_A","synthetic":true,"types":[]},{"text":"impl Freeze for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DT1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DT1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for DTPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for DTPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DTPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DTPS_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSR1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PWM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1A_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PWM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PWM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CTC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CTC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for USIBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USICLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USICS_A","synthetic":true,"types":[]},{"text":"impl Freeze for USICS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USICS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USIWM_A","synthetic":true,"types":[]},{"text":"impl Freeze for USIWM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USIWM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USIOIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USIOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USISIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USISIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for USIDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for USICNT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USICNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USIDC_R","synthetic":true,"types":[]},{"text":"impl Freeze for USIPF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USIPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USIOIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USIOIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USISIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for USISIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for USISR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for USI","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]},{"text":"impl Freeze for Interrupt","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACO_R","synthetic":true,"types":[]},{"text":"impl Freeze for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_A","synthetic":true,"types":[]},{"text":"impl Freeze for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_A","synthetic":true,"types":[]},{"text":"impl Freeze for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for REFS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for REFS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for REFS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PUDA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUDA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUDB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUDB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUDC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PUDD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PUDD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BBMA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BBMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BBMB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BBMB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BBMC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BBMC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BBMD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BBMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SM_A","synthetic":true,"types":[]},{"text":"impl Freeze for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RFLB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RFLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CTPB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CTPB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEARL_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_A","synthetic":true,"types":[]},{"text":"impl Freeze for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_A","synthetic":true,"types":[]},{"text":"impl Freeze for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for INTF_R","synthetic":true,"types":[]},{"text":"impl Freeze for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PCMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Freeze for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for LB_A","synthetic":true,"types":[]},{"text":"impl Freeze for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_A","synthetic":true,"types":[]},{"text":"impl Freeze for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WCOL_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPIF_R","synthetic":true,"types":[]},{"text":"impl Freeze for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CTC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CTC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for TOV0_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0A_R","synthetic":true,"types":[]},{"text":"impl Freeze for OCF0B_R","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_A","synthetic":true,"types":[]},{"text":"impl Freeze for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_A","synthetic":true,"types":[]},{"text":"impl Freeze for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWWC_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWHS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWHS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWHSR_SPEC","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_A","synthetic":true,"types":[]},{"text":"impl Freeze for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TWS_R","synthetic":true,"types":[]},{"text":"impl Freeze for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for R","synthetic":true,"types":[]},{"text":"impl Freeze for W","synthetic":true,"types":[]},{"text":"impl Freeze for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_A","synthetic":true,"types":[]},{"text":"impl Freeze for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl !Freeze for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Freeze for AC","synthetic":true,"types":[]},{"text":"impl Freeze for ADC","synthetic":true,"types":[]},{"text":"impl Freeze for CPU","synthetic":true,"types":[]},{"text":"impl Freeze for EEPROM","synthetic":true,"types":[]},{"text":"impl Freeze for EXINT","synthetic":true,"types":[]},{"text":"impl Freeze for FUSE","synthetic":true,"types":[]},{"text":"impl Freeze for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Freeze for PORTA","synthetic":true,"types":[]},{"text":"impl Freeze for PORTB","synthetic":true,"types":[]},{"text":"impl Freeze for PORTC","synthetic":true,"types":[]},{"text":"impl Freeze for PORTD","synthetic":true,"types":[]},{"text":"impl Freeze for SPI","synthetic":true,"types":[]},{"text":"impl Freeze for TC0","synthetic":true,"types":[]},{"text":"impl Freeze for TC1","synthetic":true,"types":[]},{"text":"impl Freeze for TWI","synthetic":true,"types":[]},{"text":"impl Freeze for WDT","synthetic":true,"types":[]},{"text":"impl Freeze for Peripherals","synthetic":true,"types":[]}];
implementors["avr_hal_generic"] = [{"text":"impl Freeze for MHz24","synthetic":true,"types":[]},{"text":"impl Freeze for MHz20","synthetic":true,"types":[]},{"text":"impl Freeze for MHz16","synthetic":true,"types":[]},{"text":"impl Freeze for MHz12","synthetic":true,"types":[]},{"text":"impl Freeze for MHz8","synthetic":true,"types":[]},{"text":"impl Freeze for MHz1","synthetic":true,"types":[]},{"text":"impl&lt;SPEED&gt; Freeze for Delay&lt;SPEED&gt;","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Freeze for Input&lt;MODE&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Output","synthetic":true,"types":[]},{"text":"impl Freeze for Analog","synthetic":true,"types":[]},{"text":"impl&lt;TIMER&gt; Freeze for Pwm&lt;TIMER&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for TriState","synthetic":true,"types":[]},{"text":"impl Freeze for Floating","synthetic":true,"types":[]},{"text":"impl Freeze for PullUp","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Freeze for Baudrate&lt;CLOCK&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Error","synthetic":true,"types":[]},{"text":"impl Freeze for Direction","synthetic":true,"types":[]},{"text":"impl Freeze for SerialClockRate","synthetic":true,"types":[]},{"text":"impl Freeze for DataOrder","synthetic":true,"types":[]},{"text":"impl Freeze for Settings","synthetic":true,"types":[]},{"text":"impl Freeze for ClockRateDivision","synthetic":true,"types":[]},{"text":"impl Freeze for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Freeze for AdcSettings","synthetic":true,"types":[]},{"text":"impl Freeze for Prescaler","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Freeze for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; !Freeze for Mutex&lt;T&gt;","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Freeze for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Freeze for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Freeze for Polarity","synthetic":true,"types":[]},{"text":"impl Freeze for Phase","synthetic":true,"types":[]},{"text":"impl Freeze for Mode","synthetic":true,"types":[]},{"text":"impl Freeze for Direction","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Freeze for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Freeze,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["proc_macro2"] = [{"text":"impl Freeze for IntoIter","synthetic":true,"types":[]},{"text":"impl Freeze for TokenStream","synthetic":true,"types":[]},{"text":"impl Freeze for LexError","synthetic":true,"types":[]},{"text":"impl Freeze for Span","synthetic":true,"types":[]},{"text":"impl Freeze for TokenTree","synthetic":true,"types":[]},{"text":"impl Freeze for Group","synthetic":true,"types":[]},{"text":"impl Freeze for Delimiter","synthetic":true,"types":[]},{"text":"impl Freeze for Punct","synthetic":true,"types":[]},{"text":"impl Freeze for Spacing","synthetic":true,"types":[]},{"text":"impl Freeze for Ident","synthetic":true,"types":[]},{"text":"impl Freeze for Literal","synthetic":true,"types":[]}];
implementors["sparkfun_pro_micro"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["syn"] = [{"text":"impl Freeze for Underscore","synthetic":true,"types":[]},{"text":"impl Freeze for Abstract","synthetic":true,"types":[]},{"text":"impl Freeze for As","synthetic":true,"types":[]},{"text":"impl Freeze for Async","synthetic":true,"types":[]},{"text":"impl Freeze for Auto","synthetic":true,"types":[]},{"text":"impl Freeze for Await","synthetic":true,"types":[]},{"text":"impl Freeze for Become","synthetic":true,"types":[]},{"text":"impl Freeze for Box","synthetic":true,"types":[]},{"text":"impl Freeze for Break","synthetic":true,"types":[]},{"text":"impl Freeze for Const","synthetic":true,"types":[]},{"text":"impl Freeze for Continue","synthetic":true,"types":[]},{"text":"impl Freeze for Crate","synthetic":true,"types":[]},{"text":"impl Freeze for Default","synthetic":true,"types":[]},{"text":"impl Freeze for Do","synthetic":true,"types":[]},{"text":"impl Freeze for Dyn","synthetic":true,"types":[]},{"text":"impl Freeze for Else","synthetic":true,"types":[]},{"text":"impl Freeze for Enum","synthetic":true,"types":[]},{"text":"impl Freeze for Extern","synthetic":true,"types":[]},{"text":"impl Freeze for Final","synthetic":true,"types":[]},{"text":"impl Freeze for Fn","synthetic":true,"types":[]},{"text":"impl Freeze for For","synthetic":true,"types":[]},{"text":"impl Freeze for If","synthetic":true,"types":[]},{"text":"impl Freeze for Impl","synthetic":true,"types":[]},{"text":"impl Freeze for In","synthetic":true,"types":[]},{"text":"impl Freeze for Let","synthetic":true,"types":[]},{"text":"impl Freeze for Loop","synthetic":true,"types":[]},{"text":"impl Freeze for Macro","synthetic":true,"types":[]},{"text":"impl Freeze for Match","synthetic":true,"types":[]},{"text":"impl Freeze for Mod","synthetic":true,"types":[]},{"text":"impl Freeze for Move","synthetic":true,"types":[]},{"text":"impl Freeze for Mut","synthetic":true,"types":[]},{"text":"impl Freeze for Override","synthetic":true,"types":[]},{"text":"impl Freeze for Priv","synthetic":true,"types":[]},{"text":"impl Freeze for Pub","synthetic":true,"types":[]},{"text":"impl Freeze for Ref","synthetic":true,"types":[]},{"text":"impl Freeze for Return","synthetic":true,"types":[]},{"text":"impl Freeze for SelfType","synthetic":true,"types":[]},{"text":"impl Freeze for SelfValue","synthetic":true,"types":[]},{"text":"impl Freeze for Static","synthetic":true,"types":[]},{"text":"impl Freeze for Struct","synthetic":true,"types":[]},{"text":"impl Freeze for Super","synthetic":true,"types":[]},{"text":"impl Freeze for Trait","synthetic":true,"types":[]},{"text":"impl Freeze for Try","synthetic":true,"types":[]},{"text":"impl Freeze for Type","synthetic":true,"types":[]},{"text":"impl Freeze for Typeof","synthetic":true,"types":[]},{"text":"impl Freeze for Union","synthetic":true,"types":[]},{"text":"impl Freeze for Unsafe","synthetic":true,"types":[]},{"text":"impl Freeze for Unsized","synthetic":true,"types":[]},{"text":"impl Freeze for Use","synthetic":true,"types":[]},{"text":"impl Freeze for Virtual","synthetic":true,"types":[]},{"text":"impl Freeze for Where","synthetic":true,"types":[]},{"text":"impl Freeze for While","synthetic":true,"types":[]},{"text":"impl Freeze for Yield","synthetic":true,"types":[]},{"text":"impl Freeze for Add","synthetic":true,"types":[]},{"text":"impl Freeze for AddEq","synthetic":true,"types":[]},{"text":"impl Freeze for And","synthetic":true,"types":[]},{"text":"impl Freeze for AndAnd","synthetic":true,"types":[]},{"text":"impl Freeze for AndEq","synthetic":true,"types":[]},{"text":"impl Freeze for At","synthetic":true,"types":[]},{"text":"impl Freeze for Bang","synthetic":true,"types":[]},{"text":"impl Freeze for Caret","synthetic":true,"types":[]},{"text":"impl Freeze for CaretEq","synthetic":true,"types":[]},{"text":"impl Freeze for Colon","synthetic":true,"types":[]},{"text":"impl Freeze for Colon2","synthetic":true,"types":[]},{"text":"impl Freeze for Comma","synthetic":true,"types":[]},{"text":"impl Freeze for Div","synthetic":true,"types":[]},{"text":"impl Freeze for DivEq","synthetic":true,"types":[]},{"text":"impl Freeze for Dollar","synthetic":true,"types":[]},{"text":"impl Freeze for Dot","synthetic":true,"types":[]},{"text":"impl Freeze for Dot2","synthetic":true,"types":[]},{"text":"impl Freeze for Dot3","synthetic":true,"types":[]},{"text":"impl Freeze for DotDotEq","synthetic":true,"types":[]},{"text":"impl Freeze for Eq","synthetic":true,"types":[]},{"text":"impl Freeze for EqEq","synthetic":true,"types":[]},{"text":"impl Freeze for Ge","synthetic":true,"types":[]},{"text":"impl Freeze for Gt","synthetic":true,"types":[]},{"text":"impl Freeze for Le","synthetic":true,"types":[]},{"text":"impl Freeze for Lt","synthetic":true,"types":[]},{"text":"impl Freeze for MulEq","synthetic":true,"types":[]},{"text":"impl Freeze for Ne","synthetic":true,"types":[]},{"text":"impl Freeze for Or","synthetic":true,"types":[]},{"text":"impl Freeze for OrEq","synthetic":true,"types":[]},{"text":"impl Freeze for OrOr","synthetic":true,"types":[]},{"text":"impl Freeze for Pound","synthetic":true,"types":[]},{"text":"impl Freeze for Question","synthetic":true,"types":[]},{"text":"impl Freeze for RArrow","synthetic":true,"types":[]},{"text":"impl Freeze for LArrow","synthetic":true,"types":[]},{"text":"impl Freeze for Rem","synthetic":true,"types":[]},{"text":"impl Freeze for RemEq","synthetic":true,"types":[]},{"text":"impl Freeze for FatArrow","synthetic":true,"types":[]},{"text":"impl Freeze for Semi","synthetic":true,"types":[]},{"text":"impl Freeze for Shl","synthetic":true,"types":[]},{"text":"impl Freeze for ShlEq","synthetic":true,"types":[]},{"text":"impl Freeze for Shr","synthetic":true,"types":[]},{"text":"impl Freeze for ShrEq","synthetic":true,"types":[]},{"text":"impl Freeze for Star","synthetic":true,"types":[]},{"text":"impl Freeze for Sub","synthetic":true,"types":[]},{"text":"impl Freeze for SubEq","synthetic":true,"types":[]},{"text":"impl Freeze for Tilde","synthetic":true,"types":[]},{"text":"impl Freeze for Brace","synthetic":true,"types":[]},{"text":"impl Freeze for Bracket","synthetic":true,"types":[]},{"text":"impl Freeze for Paren","synthetic":true,"types":[]},{"text":"impl Freeze for Group","synthetic":true,"types":[]},{"text":"impl Freeze for Attribute","synthetic":true,"types":[]},{"text":"impl Freeze for AttrStyle","synthetic":true,"types":[]},{"text":"impl Freeze for Meta","synthetic":true,"types":[]},{"text":"impl Freeze for MetaList","synthetic":true,"types":[]},{"text":"impl Freeze for MetaNameValue","synthetic":true,"types":[]},{"text":"impl Freeze for NestedMeta","synthetic":true,"types":[]},{"text":"impl Freeze for Variant","synthetic":true,"types":[]},{"text":"impl Freeze for Fields","synthetic":true,"types":[]},{"text":"impl Freeze for FieldsNamed","synthetic":true,"types":[]},{"text":"impl Freeze for FieldsUnnamed","synthetic":true,"types":[]},{"text":"impl Freeze for Field","synthetic":true,"types":[]},{"text":"impl Freeze for Visibility","synthetic":true,"types":[]},{"text":"impl Freeze for VisPublic","synthetic":true,"types":[]},{"text":"impl Freeze for VisCrate","synthetic":true,"types":[]},{"text":"impl Freeze for VisRestricted","synthetic":true,"types":[]},{"text":"impl Freeze for Expr","synthetic":true,"types":[]},{"text":"impl Freeze for ExprArray","synthetic":true,"types":[]},{"text":"impl Freeze for ExprAssign","synthetic":true,"types":[]},{"text":"impl Freeze for ExprAssignOp","synthetic":true,"types":[]},{"text":"impl Freeze for ExprAsync","synthetic":true,"types":[]},{"text":"impl Freeze for ExprAwait","synthetic":true,"types":[]},{"text":"impl Freeze for ExprBinary","synthetic":true,"types":[]},{"text":"impl Freeze for ExprBlock","synthetic":true,"types":[]},{"text":"impl Freeze for ExprBox","synthetic":true,"types":[]},{"text":"impl Freeze for ExprBreak","synthetic":true,"types":[]},{"text":"impl Freeze for ExprCall","synthetic":true,"types":[]},{"text":"impl Freeze for ExprCast","synthetic":true,"types":[]},{"text":"impl Freeze for ExprClosure","synthetic":true,"types":[]},{"text":"impl Freeze for ExprContinue","synthetic":true,"types":[]},{"text":"impl Freeze for ExprField","synthetic":true,"types":[]},{"text":"impl Freeze for ExprForLoop","synthetic":true,"types":[]},{"text":"impl Freeze for ExprGroup","synthetic":true,"types":[]},{"text":"impl Freeze for ExprIf","synthetic":true,"types":[]},{"text":"impl Freeze for ExprIndex","synthetic":true,"types":[]},{"text":"impl Freeze for ExprLet","synthetic":true,"types":[]},{"text":"impl Freeze for ExprLit","synthetic":true,"types":[]},{"text":"impl Freeze for ExprLoop","synthetic":true,"types":[]},{"text":"impl Freeze for ExprMacro","synthetic":true,"types":[]},{"text":"impl Freeze for ExprMatch","synthetic":true,"types":[]},{"text":"impl Freeze for ExprMethodCall","synthetic":true,"types":[]},{"text":"impl Freeze for ExprParen","synthetic":true,"types":[]},{"text":"impl Freeze for ExprPath","synthetic":true,"types":[]},{"text":"impl Freeze for ExprRange","synthetic":true,"types":[]},{"text":"impl Freeze for ExprReference","synthetic":true,"types":[]},{"text":"impl Freeze for ExprRepeat","synthetic":true,"types":[]},{"text":"impl Freeze for ExprReturn","synthetic":true,"types":[]},{"text":"impl Freeze for ExprStruct","synthetic":true,"types":[]},{"text":"impl Freeze for ExprTry","synthetic":true,"types":[]},{"text":"impl Freeze for ExprTryBlock","synthetic":true,"types":[]},{"text":"impl Freeze for ExprTuple","synthetic":true,"types":[]},{"text":"impl Freeze for ExprType","synthetic":true,"types":[]},{"text":"impl Freeze for ExprUnary","synthetic":true,"types":[]},{"text":"impl Freeze for ExprUnsafe","synthetic":true,"types":[]},{"text":"impl Freeze for ExprWhile","synthetic":true,"types":[]},{"text":"impl Freeze for ExprYield","synthetic":true,"types":[]},{"text":"impl Freeze for Member","synthetic":true,"types":[]},{"text":"impl Freeze for Index","synthetic":true,"types":[]},{"text":"impl Freeze for MethodTurbofish","synthetic":true,"types":[]},{"text":"impl Freeze for GenericMethodArgument","synthetic":true,"types":[]},{"text":"impl Freeze for FieldValue","synthetic":true,"types":[]},{"text":"impl Freeze for Label","synthetic":true,"types":[]},{"text":"impl Freeze for Arm","synthetic":true,"types":[]},{"text":"impl Freeze for RangeLimits","synthetic":true,"types":[]},{"text":"impl Freeze for Generics","synthetic":true,"types":[]},{"text":"impl Freeze for GenericParam","synthetic":true,"types":[]},{"text":"impl Freeze for TypeParam","synthetic":true,"types":[]},{"text":"impl Freeze for LifetimeDef","synthetic":true,"types":[]},{"text":"impl Freeze for ConstParam","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for ImplGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for TypeGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for Turbofish&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for BoundLifetimes","synthetic":true,"types":[]},{"text":"impl Freeze for TypeParamBound","synthetic":true,"types":[]},{"text":"impl Freeze for TraitBound","synthetic":true,"types":[]},{"text":"impl Freeze for TraitBoundModifier","synthetic":true,"types":[]},{"text":"impl Freeze for WhereClause","synthetic":true,"types":[]},{"text":"impl Freeze for WherePredicate","synthetic":true,"types":[]},{"text":"impl Freeze for PredicateType","synthetic":true,"types":[]},{"text":"impl Freeze for PredicateLifetime","synthetic":true,"types":[]},{"text":"impl Freeze for PredicateEq","synthetic":true,"types":[]},{"text":"impl Freeze for Item","synthetic":true,"types":[]},{"text":"impl Freeze for ItemConst","synthetic":true,"types":[]},{"text":"impl Freeze for ItemEnum","synthetic":true,"types":[]},{"text":"impl Freeze for ItemExternCrate","synthetic":true,"types":[]},{"text":"impl Freeze for ItemFn","synthetic":true,"types":[]},{"text":"impl Freeze for ItemForeignMod","synthetic":true,"types":[]},{"text":"impl Freeze for ItemImpl","synthetic":true,"types":[]},{"text":"impl Freeze for ItemMacro","synthetic":true,"types":[]},{"text":"impl Freeze for ItemMacro2","synthetic":true,"types":[]},{"text":"impl Freeze for ItemMod","synthetic":true,"types":[]},{"text":"impl Freeze for ItemStatic","synthetic":true,"types":[]},{"text":"impl Freeze for ItemStruct","synthetic":true,"types":[]},{"text":"impl Freeze for ItemTrait","synthetic":true,"types":[]},{"text":"impl Freeze for ItemTraitAlias","synthetic":true,"types":[]},{"text":"impl Freeze for ItemType","synthetic":true,"types":[]},{"text":"impl Freeze for ItemUnion","synthetic":true,"types":[]},{"text":"impl Freeze for ItemUse","synthetic":true,"types":[]},{"text":"impl Freeze for UseTree","synthetic":true,"types":[]},{"text":"impl Freeze for UsePath","synthetic":true,"types":[]},{"text":"impl Freeze for UseName","synthetic":true,"types":[]},{"text":"impl Freeze for UseRename","synthetic":true,"types":[]},{"text":"impl Freeze for UseGlob","synthetic":true,"types":[]},{"text":"impl Freeze for UseGroup","synthetic":true,"types":[]},{"text":"impl Freeze for ForeignItem","synthetic":true,"types":[]},{"text":"impl Freeze for ForeignItemFn","synthetic":true,"types":[]},{"text":"impl Freeze for ForeignItemStatic","synthetic":true,"types":[]},{"text":"impl Freeze for ForeignItemType","synthetic":true,"types":[]},{"text":"impl Freeze for ForeignItemMacro","synthetic":true,"types":[]},{"text":"impl Freeze for TraitItem","synthetic":true,"types":[]},{"text":"impl Freeze for TraitItemConst","synthetic":true,"types":[]},{"text":"impl Freeze for TraitItemMethod","synthetic":true,"types":[]},{"text":"impl Freeze for TraitItemType","synthetic":true,"types":[]},{"text":"impl Freeze for TraitItemMacro","synthetic":true,"types":[]},{"text":"impl Freeze for ImplItem","synthetic":true,"types":[]},{"text":"impl Freeze for ImplItemConst","synthetic":true,"types":[]},{"text":"impl Freeze for ImplItemMethod","synthetic":true,"types":[]},{"text":"impl Freeze for ImplItemType","synthetic":true,"types":[]},{"text":"impl Freeze for ImplItemMacro","synthetic":true,"types":[]},{"text":"impl Freeze for Signature","synthetic":true,"types":[]},{"text":"impl Freeze for FnArg","synthetic":true,"types":[]},{"text":"impl Freeze for Receiver","synthetic":true,"types":[]},{"text":"impl Freeze for File","synthetic":true,"types":[]},{"text":"impl Freeze for Lifetime","synthetic":true,"types":[]},{"text":"impl Freeze for Lit","synthetic":true,"types":[]},{"text":"impl Freeze for LitStr","synthetic":true,"types":[]},{"text":"impl Freeze for LitByteStr","synthetic":true,"types":[]},{"text":"impl Freeze for LitByte","synthetic":true,"types":[]},{"text":"impl Freeze for LitChar","synthetic":true,"types":[]},{"text":"impl Freeze for LitInt","synthetic":true,"types":[]},{"text":"impl Freeze for LitFloat","synthetic":true,"types":[]},{"text":"impl Freeze for LitBool","synthetic":true,"types":[]},{"text":"impl Freeze for StrStyle","synthetic":true,"types":[]},{"text":"impl Freeze for Macro","synthetic":true,"types":[]},{"text":"impl Freeze for MacroDelimiter","synthetic":true,"types":[]},{"text":"impl Freeze for DeriveInput","synthetic":true,"types":[]},{"text":"impl Freeze for Data","synthetic":true,"types":[]},{"text":"impl Freeze for DataStruct","synthetic":true,"types":[]},{"text":"impl Freeze for DataEnum","synthetic":true,"types":[]},{"text":"impl Freeze for DataUnion","synthetic":true,"types":[]},{"text":"impl Freeze for BinOp","synthetic":true,"types":[]},{"text":"impl Freeze for UnOp","synthetic":true,"types":[]},{"text":"impl Freeze for Block","synthetic":true,"types":[]},{"text":"impl Freeze for Stmt","synthetic":true,"types":[]},{"text":"impl Freeze for Local","synthetic":true,"types":[]},{"text":"impl Freeze for Type","synthetic":true,"types":[]},{"text":"impl Freeze for TypeArray","synthetic":true,"types":[]},{"text":"impl Freeze for TypeBareFn","synthetic":true,"types":[]},{"text":"impl Freeze for TypeGroup","synthetic":true,"types":[]},{"text":"impl Freeze for TypeImplTrait","synthetic":true,"types":[]},{"text":"impl Freeze for TypeInfer","synthetic":true,"types":[]},{"text":"impl Freeze for TypeMacro","synthetic":true,"types":[]},{"text":"impl Freeze for TypeNever","synthetic":true,"types":[]},{"text":"impl Freeze for TypeParen","synthetic":true,"types":[]},{"text":"impl Freeze for TypePath","synthetic":true,"types":[]},{"text":"impl Freeze for TypePtr","synthetic":true,"types":[]},{"text":"impl Freeze for TypeReference","synthetic":true,"types":[]},{"text":"impl Freeze for TypeSlice","synthetic":true,"types":[]},{"text":"impl Freeze for TypeTraitObject","synthetic":true,"types":[]},{"text":"impl Freeze for TypeTuple","synthetic":true,"types":[]},{"text":"impl Freeze for Abi","synthetic":true,"types":[]},{"text":"impl Freeze for BareFnArg","synthetic":true,"types":[]},{"text":"impl Freeze for Variadic","synthetic":true,"types":[]},{"text":"impl Freeze for ReturnType","synthetic":true,"types":[]},{"text":"impl Freeze for Pat","synthetic":true,"types":[]},{"text":"impl Freeze for PatBox","synthetic":true,"types":[]},{"text":"impl Freeze for PatIdent","synthetic":true,"types":[]},{"text":"impl Freeze for PatLit","synthetic":true,"types":[]},{"text":"impl Freeze for PatMacro","synthetic":true,"types":[]},{"text":"impl Freeze for PatOr","synthetic":true,"types":[]},{"text":"impl Freeze for PatPath","synthetic":true,"types":[]},{"text":"impl Freeze for PatRange","synthetic":true,"types":[]},{"text":"impl Freeze for PatReference","synthetic":true,"types":[]},{"text":"impl Freeze for PatRest","synthetic":true,"types":[]},{"text":"impl Freeze for PatSlice","synthetic":true,"types":[]},{"text":"impl Freeze for PatStruct","synthetic":true,"types":[]},{"text":"impl Freeze for PatTuple","synthetic":true,"types":[]},{"text":"impl Freeze for PatTupleStruct","synthetic":true,"types":[]},{"text":"impl Freeze for PatType","synthetic":true,"types":[]},{"text":"impl Freeze for PatWild","synthetic":true,"types":[]},{"text":"impl Freeze for FieldPat","synthetic":true,"types":[]},{"text":"impl Freeze for Path","synthetic":true,"types":[]},{"text":"impl Freeze for PathSegment","synthetic":true,"types":[]},{"text":"impl Freeze for PathArguments","synthetic":true,"types":[]},{"text":"impl Freeze for GenericArgument","synthetic":true,"types":[]},{"text":"impl Freeze for AngleBracketedGenericArguments","synthetic":true,"types":[]},{"text":"impl Freeze for Binding","synthetic":true,"types":[]},{"text":"impl Freeze for Constraint","synthetic":true,"types":[]},{"text":"impl Freeze for ParenthesizedGenericArguments","synthetic":true,"types":[]},{"text":"impl Freeze for QSelf","synthetic":true,"types":[]},{"text":"impl Freeze for TokenBuffer","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Freeze for Cursor&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Freeze for Punctuated&lt;T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Freeze for Pairs&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Freeze for PairsMut&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Freeze for IntoPairs&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Freeze for IntoIter&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Freeze for Iter&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Freeze for IterMut&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Freeze for Pair&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Freeze,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Freeze for Lookahead1&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Error","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Freeze for ParseBuffer&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'c, 'a&gt; Freeze for StepCursor&lt;'c, 'a&gt;","synthetic":true,"types":[]},{"text":"impl Freeze for Nothing","synthetic":true,"types":[]}];
implementors["trinket"] = [{"text":"impl Freeze for DDR","synthetic":true,"types":[]},{"text":"impl Freeze for Pins","synthetic":true,"types":[]}];
implementors["ufmt"] = [{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Freeze for DebugList&lt;'f, 'w, W&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Freeze for DebugMap&lt;'f, 'w, W&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Freeze for DebugStruct&lt;'f, 'w, W&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Freeze for DebugTuple&lt;'f, 'w, W&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'w, W:&nbsp;?Sized&gt; Freeze for Formatter&lt;'w, W&gt;","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; !Freeze for VolatileCell&lt;T&gt;","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Freeze for Void","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()