// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "12/23/2019 16:02:00"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module monochr (
	CLK,
	RESET,
	KEY_1,
	VGA_RED,
	VGA_GRN,
	VGA_BLU,
	VGA_HS,
	VGA_VS,
	ccd_data,
	clk_ccd,
	rog_ccd,
	clk_adc,
	key_add,
	key_sub);
input 	CLK;
input 	RESET;
input 	KEY_1;
output 	[4:0] VGA_RED;
output 	[5:0] VGA_GRN;
output 	[4:0] VGA_BLU;
output 	VGA_HS;
output 	VGA_VS;
input 	[10:0] ccd_data;
output 	clk_ccd;
output 	rog_ccd;
output 	clk_adc;
input 	key_add;
input 	key_sub;

// Design Ports Information
// VGA_RED[0]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_RED[1]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_RED[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_RED[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_RED[4]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_GRN[5]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLU[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLU[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLU[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLU[3]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLU[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_ccd	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rog_ccd	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_adc	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_sub	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_add	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[4]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ccd_data[10]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_1	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("monochr_v.sdo");
// synopsys translate_on

wire \key_sub~input_o ;
wire \CLK~input_o ;
wire \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \COMP_VGA|x_cnt[0]~11_combout ;
wire \COMP_VGA|x_cnt[3]~19 ;
wire \COMP_VGA|x_cnt[4]~20_combout ;
wire \~GND~combout ;
wire \COMP_VGA|x_cnt[4]~21 ;
wire \COMP_VGA|x_cnt[5]~22_combout ;
wire \COMP_VGA|x_cnt[5]~23 ;
wire \COMP_VGA|x_cnt[6]~24_combout ;
wire \COMP_VGA|x_cnt[6]~25 ;
wire \COMP_VGA|x_cnt[7]~26_combout ;
wire \COMP_VGA|x_cnt[7]~27 ;
wire \COMP_VGA|x_cnt[8]~28_combout ;
wire \COMP_VGA|x_cnt[8]~29 ;
wire \COMP_VGA|x_cnt[9]~30_combout ;
wire \COMP_VGA|x_cnt[9]~31 ;
wire \COMP_VGA|x_cnt[10]~32_combout ;
wire \COMP_VGA|Equal0~0_combout ;
wire \RESET~input_o ;
wire \COMP_VGA|hsync_r~0_combout ;
wire \COMP_VGA|Equal1~0_combout ;
wire \COMP_VGA|x_cnt[8]~15_combout ;
wire \COMP_VGA|x_cnt[0]~12 ;
wire \COMP_VGA|x_cnt[1]~13_combout ;
wire \COMP_VGA|x_cnt[1]~14 ;
wire \COMP_VGA|x_cnt[2]~16_combout ;
wire \COMP_VGA|x_cnt[2]~17 ;
wire \COMP_VGA|x_cnt[3]~18_combout ;
wire \COMP_VGA|hsync_r~1_combout ;
wire \COMP_VGA|hsync_de~0_combout ;
wire \COMP_VGA|hsync_de~1_combout ;
wire \COMP_VGA|hsync_de~q ;
wire \COMP_VGA|vga_dis_mode~0_combout ;
wire \COMP_VGA|key1_counter[0]~24_combout ;
wire \key_add~input_o ;
wire \COMP_VGA|key1_counter[4]~36_combout ;
wire \COMP_VGA|LessThan2~1_combout ;
wire \COMP_VGA|LessThan2~0_combout ;
wire \COMP_VGA|key1_counter[4]~37_combout ;
wire \COMP_VGA|key1_counter[4]~38_combout ;
wire \COMP_VGA|Equal11~7_combout ;
wire \COMP_VGA|key1_counter[4]~39_combout ;
wire \COMP_VGA|key1_counter[4]~40_combout ;
wire \COMP_VGA|key1_counter[4]~41_combout ;
wire \COMP_VGA|key1_counter[0]~25 ;
wire \COMP_VGA|key1_counter[1]~26_combout ;
wire \COMP_VGA|key1_counter[1]~27 ;
wire \COMP_VGA|key1_counter[2]~28_combout ;
wire \COMP_VGA|key1_counter[2]~29 ;
wire \COMP_VGA|key1_counter[3]~30_combout ;
wire \COMP_VGA|key1_counter[3]~31 ;
wire \COMP_VGA|key1_counter[4]~32_combout ;
wire \COMP_VGA|key1_counter[4]~33 ;
wire \COMP_VGA|key1_counter[5]~34_combout ;
wire \COMP_VGA|key1_counter[5]~35 ;
wire \COMP_VGA|key1_counter[6]~42_combout ;
wire \COMP_VGA|key1_counter[6]~43 ;
wire \COMP_VGA|key1_counter[7]~44_combout ;
wire \COMP_VGA|key1_counter[7]~45 ;
wire \COMP_VGA|key1_counter[8]~46_combout ;
wire \COMP_VGA|key1_counter[8]~47 ;
wire \COMP_VGA|key1_counter[9]~48_combout ;
wire \COMP_VGA|key1_counter[9]~49 ;
wire \COMP_VGA|key1_counter[10]~50_combout ;
wire \COMP_VGA|key1_counter[10]~51 ;
wire \COMP_VGA|key1_counter[11]~52_combout ;
wire \COMP_VGA|key1_counter[11]~53 ;
wire \COMP_VGA|key1_counter[12]~54_combout ;
wire \COMP_VGA|key1_counter[12]~55 ;
wire \COMP_VGA|key1_counter[13]~56_combout ;
wire \COMP_VGA|key1_counter[13]~57 ;
wire \COMP_VGA|key1_counter[14]~58_combout ;
wire \COMP_VGA|key1_counter[14]~59 ;
wire \COMP_VGA|key1_counter[15]~60_combout ;
wire \COMP_VGA|key1_counter[15]~61 ;
wire \COMP_VGA|key1_counter[16]~62_combout ;
wire \COMP_VGA|key1_counter[16]~63 ;
wire \COMP_VGA|key1_counter[17]~64_combout ;
wire \COMP_VGA|key1_counter[17]~65 ;
wire \COMP_VGA|key1_counter[18]~66_combout ;
wire \COMP_VGA|key1_counter[18]~67 ;
wire \COMP_VGA|key1_counter[19]~68_combout ;
wire \COMP_VGA|key1_counter[19]~69 ;
wire \COMP_VGA|key1_counter[20]~70_combout ;
wire \COMP_VGA|key1_counter[20]~71 ;
wire \COMP_VGA|key1_counter[21]~72_combout ;
wire \COMP_VGA|key1_counter[21]~73 ;
wire \COMP_VGA|key1_counter[22]~74_combout ;
wire \COMP_VGA|key1_counter[22]~75 ;
wire \COMP_VGA|key1_counter[23]~76_combout ;
wire \COMP_VGA|Equal11~6_combout ;
wire \COMP_VGA|Equal11~5_combout ;
wire \COMP_VGA|Equal11~3_combout ;
wire \COMP_VGA|Equal11~0_combout ;
wire \COMP_VGA|Equal11~2_combout ;
wire \COMP_VGA|Equal11~1_combout ;
wire \COMP_VGA|Equal11~4_combout ;
wire \COMP_VGA|vga_dis_mode[2]~1_combout ;
wire \COMP_VGA|vga_b_reg[0]~40_combout ;
wire \COMP_VGA|vga_dis_mode~5_combout ;
wire \COMP_VGA|Add4~1_combout ;
wire \COMP_VGA|vga_dis_mode~4_combout ;
wire \COMP_VGA|vga_dis_mode[2]~2_combout ;
wire \COMP_VGA|Add4~0_combout ;
wire \COMP_VGA|vga_dis_mode~3_combout ;
wire \COMP_VGA|Equal0~1_combout ;
wire \COMP_VGA|Add1~1_combout ;
wire \COMP_VGA|Add1~30_combout ;
wire \COMP_VGA|Add1~2 ;
wire \COMP_VGA|Add1~3_combout ;
wire \COMP_VGA|Add1~8_combout ;
wire \COMP_VGA|Add1~4 ;
wire \COMP_VGA|Add1~5_combout ;
wire \COMP_VGA|Add1~7_combout ;
wire \COMP_VGA|Add1~6 ;
wire \COMP_VGA|Add1~9_combout ;
wire \COMP_VGA|Add1~21_combout ;
wire \COMP_VGA|Add1~10 ;
wire \COMP_VGA|Add1~11_combout ;
wire \COMP_VGA|Add1~22_combout ;
wire \COMP_VGA|Add1~12 ;
wire \COMP_VGA|Add1~14 ;
wire \COMP_VGA|Add1~15_combout ;
wire \COMP_VGA|Add1~17_combout ;
wire \COMP_VGA|Add1~16 ;
wire \COMP_VGA|Add1~18_combout ;
wire \COMP_VGA|Add1~20_combout ;
wire \COMP_VGA|Add1~19 ;
wire \COMP_VGA|Add1~24_combout ;
wire \COMP_VGA|Add1~26_combout ;
wire \COMP_VGA|Add1~25 ;
wire \COMP_VGA|Add1~27_combout ;
wire \COMP_VGA|Add1~29_combout ;
wire \COMP_VGA|always0~0_combout ;
wire \COMP_VGA|Equal5~0_combout ;
wire \COMP_VGA|Equal5~1_combout ;
wire \COMP_VGA|Add1~0_combout ;
wire \COMP_VGA|Add1~13_combout ;
wire \COMP_VGA|Add1~23_combout ;
wire \COMP_VGA|always5~0_combout ;
wire \COMP_VGA|vga_b_reg~13_combout ;
wire \COMP_VGA|vga_b_reg~56_combout ;
wire \COMP_VGA|always0~1_combout ;
wire \COMP_VGA|always0~2_combout ;
wire \COMP_VGA|always0~3_combout ;
wire \COMP_VGA|always0~4_combout ;
wire \COMP_VGA|always0~5_combout ;
wire \CLK~inputclkctrl_outclk ;
wire \COMP_CCD|Add1~0_combout ;
wire \COMP_CCD|Add1~11 ;
wire \COMP_CCD|Add1~15_combout ;
wire \COMP_CCD|Add1~73_combout ;
wire \COMP_CCD|Add1~16 ;
wire \COMP_CCD|Add1~17_combout ;
wire \COMP_CCD|Add1~74_combout ;
wire \COMP_CCD|Add1~18 ;
wire \COMP_CCD|Add1~19_combout ;
wire \COMP_CCD|Add1~75_combout ;
wire \COMP_CCD|Add1~20 ;
wire \COMP_CCD|Add1~21_combout ;
wire \COMP_CCD|Add1~23_combout ;
wire \COMP_CCD|Add1~22 ;
wire \COMP_CCD|Add1~24_combout ;
wire \COMP_CCD|Add1~26_combout ;
wire \COMP_CCD|Add1~25 ;
wire \COMP_CCD|Add1~27_combout ;
wire \COMP_CCD|Add1~29_combout ;
wire \key_add~inputclkctrl_outclk ;
wire \COMP_CCD|freq[0]~0_combout ;
wire \COMP_CCD|Add0~1_cout ;
wire \COMP_CCD|Add0~2_combout ;
wire \COMP_CCD|freq[1]~1_combout ;
wire \COMP_CCD|Add0~3 ;
wire \COMP_CCD|Add0~4_combout ;
wire \COMP_CCD|Add0~5 ;
wire \COMP_CCD|Add0~6_combout ;
wire \COMP_CCD|Add0~7 ;
wire \COMP_CCD|Add0~8_combout ;
wire \COMP_CCD|freq[4]~2_combout ;
wire \COMP_CCD|Add0~9 ;
wire \COMP_CCD|Add0~10_combout ;
wire \COMP_CCD|freq[5]~3_combout ;
wire \COMP_CCD|Add0~11 ;
wire \COMP_CCD|Add0~12_combout ;
wire \COMP_CCD|Add0~13 ;
wire \COMP_CCD|Add0~14_combout ;
wire \COMP_CCD|Add0~15 ;
wire \COMP_CCD|Add0~16_combout ;
wire \COMP_CCD|Add0~17 ;
wire \COMP_CCD|Add0~18_combout ;
wire \COMP_CCD|Add0~19 ;
wire \COMP_CCD|Add0~20_combout ;
wire \COMP_CCD|Add0~21 ;
wire \COMP_CCD|Add0~22_combout ;
wire \COMP_CCD|Equal0~6_combout ;
wire \COMP_CCD|Equal0~5_combout ;
wire \COMP_CCD|Add1~28 ;
wire \COMP_CCD|Add1~30_combout ;
wire \COMP_CCD|Add1~76_combout ;
wire \COMP_CCD|Add1~31 ;
wire \COMP_CCD|Add1~32_combout ;
wire \COMP_CCD|Add1~77_combout ;
wire \COMP_CCD|Add0~23 ;
wire \COMP_CCD|Add0~24_combout ;
wire \COMP_CCD|Add0~25 ;
wire \COMP_CCD|Add0~26_combout ;
wire \COMP_CCD|Equal0~7_combout ;
wire \COMP_CCD|Add1~33 ;
wire \COMP_CCD|Add1~34_combout ;
wire \COMP_CCD|Add1~78_combout ;
wire \COMP_CCD|Add1~35 ;
wire \COMP_CCD|Add1~36_combout ;
wire \COMP_CCD|Add1~79_combout ;
wire \COMP_CCD|Add0~27 ;
wire \COMP_CCD|Add0~28_combout ;
wire \COMP_CCD|freq[14]~feeder_combout ;
wire \COMP_CCD|Add0~29 ;
wire \COMP_CCD|Add0~30_combout ;
wire \COMP_CCD|Equal0~8_combout ;
wire \COMP_CCD|Equal0~9_combout ;
wire \COMP_CCD|Equal0~0_combout ;
wire \COMP_CCD|Equal0~2_combout ;
wire \COMP_CCD|Equal0~1_combout ;
wire \COMP_CCD|Equal0~3_combout ;
wire \COMP_CCD|Equal0~4_combout ;
wire \COMP_CCD|Add0~31 ;
wire \COMP_CCD|Add0~32_combout ;
wire \COMP_CCD|Add0~33 ;
wire \COMP_CCD|Add0~34_combout ;
wire \COMP_CCD|Add0~35 ;
wire \COMP_CCD|Add0~36_combout ;
wire \COMP_CCD|Add1~37 ;
wire \COMP_CCD|Add1~38_combout ;
wire \COMP_CCD|Add1~80_combout ;
wire \COMP_CCD|Add1~39 ;
wire \COMP_CCD|Add1~40_combout ;
wire \COMP_CCD|Add1~81_combout ;
wire \COMP_CCD|Add1~41 ;
wire \COMP_CCD|Add1~42_combout ;
wire \COMP_CCD|Add1~82_combout ;
wire \COMP_CCD|Add1~43 ;
wire \COMP_CCD|Add1~44_combout ;
wire \COMP_CCD|Add1~83_combout ;
wire \COMP_CCD|Add0~37 ;
wire \COMP_CCD|Add0~38_combout ;
wire \COMP_CCD|Equal0~11_combout ;
wire \COMP_CCD|Equal0~10_combout ;
wire \COMP_CCD|Add1~45 ;
wire \COMP_CCD|Add1~46_combout ;
wire \COMP_CCD|Add1~84_combout ;
wire \COMP_CCD|Add1~47 ;
wire \COMP_CCD|Add1~48_combout ;
wire \COMP_CCD|Add1~85_combout ;
wire \COMP_CCD|Add0~39 ;
wire \COMP_CCD|Add0~40_combout ;
wire \COMP_CCD|Add0~41 ;
wire \COMP_CCD|Add0~42_combout ;
wire \COMP_CCD|Equal0~12_combout ;
wire \COMP_CCD|Add1~49 ;
wire \COMP_CCD|Add1~50_combout ;
wire \COMP_CCD|Add1~86_combout ;
wire \COMP_CCD|Add1~51 ;
wire \COMP_CCD|Add1~52_combout ;
wire \COMP_CCD|Add1~87_combout ;
wire \COMP_CCD|Add0~43 ;
wire \COMP_CCD|Add0~44_combout ;
wire \COMP_CCD|Add0~45 ;
wire \COMP_CCD|Add0~46_combout ;
wire \COMP_CCD|Equal0~13_combout ;
wire \COMP_CCD|Equal0~14_combout ;
wire \COMP_CCD|Add1~53 ;
wire \COMP_CCD|Add1~54_combout ;
wire \COMP_CCD|Add1~88_combout ;
wire \COMP_CCD|Add1~55 ;
wire \COMP_CCD|Add1~56_combout ;
wire \COMP_CCD|Add1~89_combout ;
wire \COMP_CCD|Add1~57 ;
wire \COMP_CCD|Add1~58_combout ;
wire \COMP_CCD|Add1~90_combout ;
wire \COMP_CCD|Add1~59 ;
wire \COMP_CCD|Add1~60_combout ;
wire \COMP_CCD|Add1~91_combout ;
wire \COMP_CCD|Add0~47 ;
wire \COMP_CCD|Add0~48_combout ;
wire \COMP_CCD|Add0~49 ;
wire \COMP_CCD|Add0~50_combout ;
wire \COMP_CCD|Add0~51 ;
wire \COMP_CCD|Add0~52_combout ;
wire \COMP_CCD|Add0~53 ;
wire \COMP_CCD|Add0~54_combout ;
wire \COMP_CCD|Equal0~16_combout ;
wire \COMP_CCD|Add1~61 ;
wire \COMP_CCD|Add1~62_combout ;
wire \COMP_CCD|Add1~92_combout ;
wire \COMP_CCD|Add1~63 ;
wire \COMP_CCD|Add1~64_combout ;
wire \COMP_CCD|Add1~93_combout ;
wire \COMP_CCD|Add0~55 ;
wire \COMP_CCD|Add0~56_combout ;
wire \COMP_CCD|Add0~57 ;
wire \COMP_CCD|Add0~58_combout ;
wire \COMP_CCD|Equal0~17_combout ;
wire \COMP_CCD|Equal0~15_combout ;
wire \COMP_CCD|Add1~65 ;
wire \COMP_CCD|Add1~66_combout ;
wire \COMP_CCD|Add1~94_combout ;
wire \COMP_CCD|Add1~67 ;
wire \COMP_CCD|Add1~68_combout ;
wire \COMP_CCD|Add1~95_combout ;
wire \COMP_CCD|Add0~59 ;
wire \COMP_CCD|Add0~60_combout ;
wire \COMP_CCD|Add0~61 ;
wire \COMP_CCD|Add0~62_combout ;
wire \COMP_CCD|Equal0~18_combout ;
wire \COMP_CCD|Equal0~19_combout ;
wire \COMP_CCD|Equal0~20_combout ;
wire \COMP_CCD|Add1~70_combout ;
wire \COMP_CCD|Add1~1 ;
wire \COMP_CCD|Add1~2_combout ;
wire \COMP_CCD|Add1~71_combout ;
wire \COMP_CCD|Add1~3 ;
wire \COMP_CCD|Add1~4_combout ;
wire \COMP_CCD|Add1~72_combout ;
wire \COMP_CCD|Add1~5 ;
wire \COMP_CCD|Add1~6_combout ;
wire \COMP_CCD|Add1~13_combout ;
wire \COMP_CCD|Add1~7 ;
wire \COMP_CCD|Add1~8_combout ;
wire \COMP_CCD|Add1~14_combout ;
wire \COMP_CCD|Add1~9 ;
wire \COMP_CCD|Add1~10_combout ;
wire \COMP_CCD|Add1~12_combout ;
wire \COMP_CCD|Equal1~0_combout ;
wire \COMP_CCD|Equal1~1_combout ;
wire \COMP_CCD|Equal1~8_combout ;
wire \COMP_CCD|Equal1~7_combout ;
wire \COMP_CCD|Equal1~5_combout ;
wire \COMP_CCD|Equal1~6_combout ;
wire \COMP_CCD|Equal1~9_combout ;
wire \COMP_CCD|Equal1~4_combout ;
wire \COMP_CCD|Equal1~10_combout ;
wire \COMP_CCD|Equal1~2_combout ;
wire \COMP_CCD|Equal1~3_combout ;
wire \COMP_CCD|clk_adc_div~0_combout ;
wire \COMP_CCD|clk_adc_div~q ;
wire \COMP_CCD|clk_adc_buf~0_combout ;
wire \COMP_CCD|clk_adc_buf~q ;
wire \KEY_1~input_o ;
wire \COMP_CCD|clk_adc_buf~clkctrl_outclk ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~6_combout ;
wire \Add0~2_combout ;
wire \Add0~66_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~67_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~68_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~69_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~70_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~71_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~72_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~73_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~74_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~75_combout ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \cnt[11]~5_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \cnt[12]~6_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \cnt[13]~7_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \cnt[14]~8_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \cnt[15]~9_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \cnt[16]~10_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \cnt[17]~11_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \cnt[18]~12_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \cnt[19]~13_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \cnt[20]~14_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \cnt[21]~19_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \cnt[22]~20_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \cnt[23]~15_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \cnt[24]~16_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \cnt[25]~17_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \cnt[26]~18_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \cnt[27]~1_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \cnt[28]~2_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \cnt[29]~3_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \cnt[30]~4_combout ;
wire \Add0~63 ;
wire \Add0~64_combout ;
wire \Add0~76_combout ;
wire \cnt[17]~0_combout ;
wire \Add0~22_combout ;
wire \cnt[10]~21_combout ;
wire \LessThan0~7_combout ;
wire \wr_ena~0_combout ;
wire \wr_ena~1_combout ;
wire \wr_ena~2_combout ;
wire \wr_ena~3_combout ;
wire \wr_ena~4_combout ;
wire \wr_ena~q ;
wire \COMP_MEM|clk~combout ;
wire \COMP_MEM|clk~clkctrl_outclk ;
wire \ccd_data[8]~input_o ;
wire \COMP_CCD|clk_div~0_combout ;
wire \COMP_CCD|clk_div~feeder_combout ;
wire \COMP_CCD|clk_div~q ;
wire \COMP_CCD|clk_div~clkctrl_outclk ;
wire \COMP_CCD|Add2~0_combout ;
wire \COMP_CCD|process_2:count[0]~q ;
wire \COMP_CCD|Add2~1 ;
wire \COMP_CCD|Add2~2_combout ;
wire \COMP_CCD|process_2:count[1]~q ;
wire \COMP_CCD|Add2~7 ;
wire \COMP_CCD|Add2~8_combout ;
wire \COMP_CCD|Add2~25 ;
wire \COMP_CCD|Add2~26_combout ;
wire \COMP_CCD|process_2:count[13]~q ;
wire \COMP_CCD|Add2~27 ;
wire \COMP_CCD|Add2~28_combout ;
wire \COMP_CCD|process_2:count[14]~q ;
wire \COMP_CCD|Add2~29 ;
wire \COMP_CCD|Add2~30_combout ;
wire \COMP_CCD|process_2:count[15]~q ;
wire \COMP_CCD|Add2~31 ;
wire \COMP_CCD|Add2~32_combout ;
wire \COMP_CCD|process_2:count[16]~q ;
wire \COMP_CCD|Add2~33 ;
wire \COMP_CCD|Add2~34_combout ;
wire \COMP_CCD|process_2:count[17]~q ;
wire \COMP_CCD|Add2~35 ;
wire \COMP_CCD|Add2~36_combout ;
wire \COMP_CCD|process_2:count[18]~q ;
wire \COMP_CCD|Add2~37 ;
wire \COMP_CCD|Add2~38_combout ;
wire \COMP_CCD|process_2:count[19]~q ;
wire \COMP_CCD|Add2~39 ;
wire \COMP_CCD|Add2~40_combout ;
wire \COMP_CCD|process_2:count[20]~q ;
wire \COMP_CCD|Add2~41 ;
wire \COMP_CCD|Add2~42_combout ;
wire \COMP_CCD|process_2:count[21]~q ;
wire \COMP_CCD|Add2~43 ;
wire \COMP_CCD|Add2~44_combout ;
wire \COMP_CCD|process_2:count[22]~q ;
wire \COMP_CCD|Add2~45 ;
wire \COMP_CCD|Add2~46_combout ;
wire \COMP_CCD|process_2:count[23]~q ;
wire \COMP_CCD|Add2~47 ;
wire \COMP_CCD|Add2~48_combout ;
wire \COMP_CCD|process_2:count[24]~q ;
wire \COMP_CCD|Add2~49 ;
wire \COMP_CCD|Add2~50_combout ;
wire \COMP_CCD|process_2:count[25]~q ;
wire \COMP_CCD|Add2~51 ;
wire \COMP_CCD|Add2~52_combout ;
wire \COMP_CCD|process_2:count[26]~q ;
wire \COMP_CCD|Add2~53 ;
wire \COMP_CCD|Add2~54_combout ;
wire \COMP_CCD|process_2:count[27]~q ;
wire \COMP_CCD|Add2~55 ;
wire \COMP_CCD|Add2~56_combout ;
wire \COMP_CCD|process_2:count[28]~q ;
wire \COMP_CCD|Add2~57 ;
wire \COMP_CCD|Add2~58_combout ;
wire \COMP_CCD|process_2:count[29]~q ;
wire \COMP_CCD|Add2~59 ;
wire \COMP_CCD|Add2~60_combout ;
wire \COMP_CCD|process_2:count[30]~q ;
wire \COMP_CCD|LessThan1~5_combout ;
wire \COMP_CCD|Equal2~0_combout ;
wire \COMP_CCD|LessThan1~1_combout ;
wire \COMP_CCD|LessThan1~3_combout ;
wire \COMP_CCD|LessThan1~0_combout ;
wire \COMP_CCD|LessThan1~2_combout ;
wire \COMP_CCD|LessThan1~4_combout ;
wire \COMP_CCD|Equal2~1_combout ;
wire \COMP_CCD|count~2_combout ;
wire \COMP_CCD|process_2:count[4]~q ;
wire \COMP_CCD|Add2~9 ;
wire \COMP_CCD|Add2~10_combout ;
wire \COMP_CCD|process_2:count[5]~q ;
wire \COMP_CCD|Add2~11 ;
wire \COMP_CCD|Add2~13 ;
wire \COMP_CCD|Add2~14_combout ;
wire \COMP_CCD|process_2:count[7]~q ;
wire \COMP_CCD|Add2~15 ;
wire \COMP_CCD|Add2~16_combout ;
wire \COMP_CCD|process_2:count[8]~q ;
wire \COMP_CCD|Add2~17 ;
wire \COMP_CCD|Add2~18_combout ;
wire \COMP_CCD|process_2:count[9]~q ;
wire \COMP_CCD|Add2~19 ;
wire \COMP_CCD|Add2~20_combout ;
wire \COMP_CCD|process_2:count[10]~q ;
wire \COMP_CCD|Add2~21 ;
wire \COMP_CCD|Add2~22_combout ;
wire \COMP_CCD|process_2:count[11]~q ;
wire \COMP_CCD|Add2~23 ;
wire \COMP_CCD|Add2~24_combout ;
wire \COMP_CCD|count~0_combout ;
wire \COMP_CCD|process_2:count[12]~q ;
wire \COMP_CCD|Add2~61 ;
wire \COMP_CCD|Add2~62_combout ;
wire \COMP_CCD|process_2:count[31]~q ;
wire \COMP_CCD|Equal5~1_combout ;
wire \COMP_CCD|Add2~3 ;
wire \COMP_CCD|Add2~4_combout ;
wire \COMP_CCD|count~4_combout ;
wire \COMP_CCD|process_2:count[2]~q ;
wire \COMP_CCD|Add2~5 ;
wire \COMP_CCD|Add2~6_combout ;
wire \COMP_CCD|count~3_combout ;
wire \COMP_CCD|process_2:count[3]~q ;
wire \COMP_CCD|Equal5~0_combout ;
wire \COMP_CCD|Add2~12_combout ;
wire \COMP_CCD|count~1_combout ;
wire \COMP_CCD|process_2:count[6]~q ;
wire \COMP_CCD|Equal2~2_combout ;
wire \COMP_CCD|LessThan0~0_combout ;
wire \COMP_CCD|LessThan0~1_combout ;
wire \COMP_CCD|LessThan1~6_combout ;
wire \COMP_CCD|Equal4~0_combout ;
wire \COMP_CCD|Equal2~3_combout ;
wire \COMP_CCD|rog_buf~0_combout ;
wire \COMP_CCD|rog_buf~q ;
wire \COMP_VGA|memory_ack_reg~q ;
wire \COMP_MEM|Add0~0_combout ;
wire \COMP_MEM|addr~67_combout ;
wire \COMP_MEM|cntrl~0_combout ;
wire \COMP_MEM|LessThan0~2_combout ;
wire \COMP_MEM|LessThan0~1_combout ;
wire \COMP_MEM|LessThan0~3_combout ;
wire \COMP_MEM|LessThan0~0_combout ;
wire \COMP_MEM|LessThan0~4_combout ;
wire \COMP_MEM|Add0~61 ;
wire \COMP_MEM|Add0~62_combout ;
wire \COMP_MEM|addr~98_combout ;
wire \COMP_MEM|LessThan0~5_combout ;
wire \COMP_MEM|LessThan0~6_combout ;
wire \COMP_MEM|Add0~1 ;
wire \COMP_MEM|Add0~2_combout ;
wire \COMP_MEM|addr~69_combout ;
wire \COMP_MEM|Add0~3 ;
wire \COMP_MEM|Add0~4_combout ;
wire \COMP_MEM|addr~70_combout ;
wire \COMP_MEM|Add0~5 ;
wire \COMP_MEM|Add0~6_combout ;
wire \COMP_MEM|addr~71_combout ;
wire \COMP_MEM|Add0~7 ;
wire \COMP_MEM|Add0~8_combout ;
wire \COMP_MEM|addr~72_combout ;
wire \COMP_MEM|Add0~9 ;
wire \COMP_MEM|Add0~10_combout ;
wire \COMP_MEM|addr~73_combout ;
wire \COMP_MEM|Add0~11 ;
wire \COMP_MEM|Add0~12_combout ;
wire \COMP_MEM|addr~74_combout ;
wire \COMP_MEM|Add0~13 ;
wire \COMP_MEM|Add0~14_combout ;
wire \COMP_MEM|addr~75_combout ;
wire \COMP_MEM|Add0~15 ;
wire \COMP_MEM|Add0~16_combout ;
wire \COMP_MEM|addr~76_combout ;
wire \COMP_MEM|Add0~17 ;
wire \COMP_MEM|Add0~18_combout ;
wire \COMP_MEM|addr~77_combout ;
wire \COMP_MEM|Add0~19 ;
wire \COMP_MEM|Add0~20_combout ;
wire \COMP_MEM|addr~65_combout ;
wire \COMP_MEM|addr~66_combout ;
wire \COMP_MEM|Add0~21 ;
wire \COMP_MEM|Add0~22_combout ;
wire \COMP_MEM|addr~78_combout ;
wire \COMP_MEM|Add0~23 ;
wire \COMP_MEM|Add0~24_combout ;
wire \COMP_MEM|addr~79_combout ;
wire \COMP_MEM|Add0~25 ;
wire \COMP_MEM|Add0~26_combout ;
wire \COMP_MEM|addr~80_combout ;
wire \COMP_MEM|Add0~27 ;
wire \COMP_MEM|Add0~28_combout ;
wire \COMP_MEM|addr~81_combout ;
wire \COMP_MEM|Add0~29 ;
wire \COMP_MEM|Add0~30_combout ;
wire \COMP_MEM|addr~82_combout ;
wire \COMP_MEM|Add0~31 ;
wire \COMP_MEM|Add0~32_combout ;
wire \COMP_MEM|addr~83_combout ;
wire \COMP_MEM|Add0~33 ;
wire \COMP_MEM|Add0~34_combout ;
wire \COMP_MEM|addr~84_combout ;
wire \COMP_MEM|Add0~35 ;
wire \COMP_MEM|Add0~36_combout ;
wire \COMP_MEM|addr~85_combout ;
wire \COMP_MEM|Add0~37 ;
wire \COMP_MEM|Add0~38_combout ;
wire \COMP_MEM|addr~86_combout ;
wire \COMP_MEM|Add0~39 ;
wire \COMP_MEM|Add0~40_combout ;
wire \COMP_MEM|addr~87_combout ;
wire \COMP_MEM|Add0~41 ;
wire \COMP_MEM|Add0~42_combout ;
wire \COMP_MEM|addr~88_combout ;
wire \COMP_MEM|Add0~43 ;
wire \COMP_MEM|Add0~44_combout ;
wire \COMP_MEM|addr~89_combout ;
wire \COMP_MEM|Add0~45 ;
wire \COMP_MEM|Add0~46_combout ;
wire \COMP_MEM|addr~90_combout ;
wire \COMP_MEM|Add0~47 ;
wire \COMP_MEM|Add0~48_combout ;
wire \COMP_MEM|addr~91_combout ;
wire \COMP_MEM|Add0~49 ;
wire \COMP_MEM|Add0~50_combout ;
wire \COMP_MEM|addr~92_combout ;
wire \COMP_MEM|Add0~51 ;
wire \COMP_MEM|Add0~52_combout ;
wire \COMP_MEM|addr~94_combout ;
wire \COMP_MEM|Add0~53 ;
wire \COMP_MEM|Add0~54_combout ;
wire \COMP_MEM|addr~95_combout ;
wire \COMP_MEM|Add0~55 ;
wire \COMP_MEM|Add0~56_combout ;
wire \COMP_MEM|addr~96_combout ;
wire \COMP_MEM|Add0~57 ;
wire \COMP_MEM|Add0~58_combout ;
wire \COMP_MEM|addr~97_combout ;
wire \COMP_MEM|Add0~59 ;
wire \COMP_MEM|Add0~60_combout ;
wire \COMP_MEM|addr~93_combout ;
wire \COMP_MEM|addr[29]~68_combout ;
wire \COMP_MEM|addr[29]~64_combout ;
wire \ccd_data[10]~input_o ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \COMP_VGA|memory~10_combout ;
wire \ccd_data[0]~input_o ;
wire \ccd_data[1]~input_o ;
wire \ccd_data[2]~input_o ;
wire \ccd_data[3]~input_o ;
wire \ccd_data[4]~input_o ;
wire \ccd_data[5]~input_o ;
wire \ccd_data[6]~input_o ;
wire \ccd_data[7]~input_o ;
wire \ccd_data[9]~input_o ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \COMP_VGA|memory~8_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \COMP_VGA|memory~9_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \COMP_VGA|memory~6_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \COMP_VGA|memory~7_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \COMP_VGA|memory~4_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \COMP_VGA|memory~5_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \COMP_VGA|memory~2_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \COMP_VGA|memory~3_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \COMP_VGA|memory~0_combout ;
wire \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \COMP_VGA|memory~1_combout ;
wire \COMP_VGA|Add2~1 ;
wire \COMP_VGA|Add2~3 ;
wire \COMP_VGA|Add2~5 ;
wire \COMP_VGA|Add2~7 ;
wire \COMP_VGA|Add2~9 ;
wire \COMP_VGA|Add2~11 ;
wire \COMP_VGA|Add2~13 ;
wire \COMP_VGA|Add2~15 ;
wire \COMP_VGA|Add2~17 ;
wire \COMP_VGA|Add2~19 ;
wire \COMP_VGA|Add2~21 ;
wire \COMP_VGA|Add2~22_combout ;
wire \COMP_VGA|Add2~8_combout ;
wire \COMP_VGA|Add2~10_combout ;
wire \COMP_VGA|Equal10~2_combout ;
wire \COMP_VGA|Add2~0_combout ;
wire \COMP_VGA|Add2~2_combout ;
wire \COMP_VGA|Equal10~0_combout ;
wire \COMP_VGA|Add2~12_combout ;
wire \COMP_VGA|Add2~14_combout ;
wire \COMP_VGA|Equal10~3_combout ;
wire \COMP_VGA|Add2~6_combout ;
wire \COMP_VGA|Add2~4_combout ;
wire \COMP_VGA|Equal10~1_combout ;
wire \COMP_VGA|Equal10~4_combout ;
wire \COMP_VGA|Add2~20_combout ;
wire \COMP_VGA|Add2~18_combout ;
wire \COMP_VGA|Add2~16_combout ;
wire \COMP_VGA|Equal10~5_combout ;
wire \COMP_VGA|Equal10~6_combout ;
wire \COMP_VGA|Mux4~1_combout ;
wire \COMP_VGA|always5~1_combout ;
wire \COMP_VGA|Mux4~0_combout ;
wire \COMP_VGA|vga_b_reg[0]~41_combout ;
wire \COMP_VGA|vga_r_reg~10_combout ;
wire \COMP_VGA|vga_r_reg~11_combout ;
wire \COMP_VGA|vga_r_reg~20_combout ;
wire \COMP_VGA|Equal8~0_combout ;
wire \COMP_VGA|vsync_de~0_combout ;
wire \COMP_VGA|vsync_de~1_combout ;
wire \COMP_VGA|vsync_de~q ;
wire \COMP_VGA|vga_r[0]~0_combout ;
wire \COMP_VGA|vga_b_reg~19_combout ;
wire \COMP_VGA|vga_b_reg~57_combout ;
wire \COMP_VGA|Mux4~2_combout ;
wire \COMP_VGA|vga_r_reg~12_combout ;
wire \COMP_VGA|vga_r_reg~13_combout ;
wire \COMP_VGA|vga_r_reg~21_combout ;
wire \COMP_VGA|vga_r[1]~1_combout ;
wire \COMP_VGA|Mux4~3_combout ;
wire \COMP_VGA|vga_r_reg~14_combout ;
wire \COMP_VGA|vga_r_reg~15_combout ;
wire \COMP_VGA|vga_b_reg~25_combout ;
wire \COMP_VGA|vga_b_reg~58_combout ;
wire \COMP_VGA|vga_r_reg~22_combout ;
wire \COMP_VGA|vga_r[2]~2_combout ;
wire \COMP_VGA|vga_b_reg~31_combout ;
wire \COMP_VGA|vga_b_reg~59_combout ;
wire \COMP_VGA|Mux4~4_combout ;
wire \COMP_VGA|vga_r_reg~16_combout ;
wire \COMP_VGA|vga_r_reg~17_combout ;
wire \COMP_VGA|vga_r_reg~23_combout ;
wire \COMP_VGA|vga_r[3]~3_combout ;
wire \COMP_VGA|vga_b_reg~37_combout ;
wire \COMP_VGA|vga_b_reg~60_combout ;
wire \COMP_VGA|Mux4~5_combout ;
wire \COMP_VGA|vga_r_reg~18_combout ;
wire \COMP_VGA|vga_r_reg~19_combout ;
wire \COMP_VGA|vga_r_reg~24_combout ;
wire \COMP_VGA|vga_r[4]~4_combout ;
wire \COMP_VGA|Mux4~9_combout ;
wire \COMP_VGA|Mux4~8_combout ;
wire \COMP_VGA|Mux10~0_combout ;
wire \COMP_VGA|Mux4~6_combout ;
wire \COMP_VGA|Mux4~7_combout ;
wire \COMP_VGA|Mux10~1_combout ;
wire \COMP_VGA|vga_g[0]~0_combout ;
wire \COMP_VGA|vga_g_reg~10_combout ;
wire \COMP_VGA|Mux4~10_combout ;
wire \COMP_VGA|vga_g_reg[5]~12_combout ;
wire \COMP_VGA|vga_g_reg[5]~11_combout ;
wire \COMP_VGA|vga_g_reg~13_combout ;
wire \COMP_VGA|vga_g_reg~14_combout ;
wire \COMP_VGA|vga_g_reg~27_combout ;
wire \COMP_VGA|vga_g[1]~1_combout ;
wire \COMP_VGA|Mux4~12_combout ;
wire \COMP_VGA|Mux4~11_combout ;
wire \COMP_VGA|vga_g_reg~16_combout ;
wire \COMP_VGA|vga_g_reg~17_combout ;
wire \COMP_VGA|vga_g_reg~15_combout ;
wire \COMP_VGA|vga_g_reg~28_combout ;
wire \COMP_VGA|vga_g[2]~2_combout ;
wire \COMP_VGA|vga_g_reg~18_combout ;
wire \COMP_VGA|Mux4~13_combout ;
wire \COMP_VGA|vga_g_reg~19_combout ;
wire \COMP_VGA|vga_g_reg~20_combout ;
wire \COMP_VGA|vga_g_reg~29_combout ;
wire \COMP_VGA|vga_g[3]~3_combout ;
wire \COMP_VGA|vga_g_reg~21_combout ;
wire \COMP_VGA|Mux4~14_combout ;
wire \COMP_VGA|Mux4~15_combout ;
wire \COMP_VGA|vga_g_reg~22_combout ;
wire \COMP_VGA|vga_g_reg~23_combout ;
wire \COMP_VGA|vga_g_reg~30_combout ;
wire \COMP_VGA|vga_g[4]~4_combout ;
wire \COMP_VGA|Mux4~16_combout ;
wire \COMP_VGA|vga_g_reg~25_combout ;
wire \COMP_VGA|vga_g_reg~26_combout ;
wire \COMP_VGA|vga_g_reg~24_combout ;
wire \COMP_VGA|vga_g_reg~31_combout ;
wire \COMP_VGA|vga_g[5]~5_combout ;
wire \COMP_VGA|Mux4~17_combout ;
wire \COMP_VGA|vga_b_reg~42_combout ;
wire \COMP_VGA|vga_b_reg~43_combout ;
wire \COMP_VGA|vga_b_reg~51_combout ;
wire \COMP_VGA|vga_b[0]~0_combout ;
wire \COMP_VGA|Mux4~18_combout ;
wire \COMP_VGA|vga_b_reg~44_combout ;
wire \COMP_VGA|vga_b_reg~45_combout ;
wire \COMP_VGA|vga_b_reg~52_combout ;
wire \COMP_VGA|vga_b[1]~1_combout ;
wire \COMP_VGA|vga_b_reg~46_combout ;
wire \COMP_VGA|vga_b_reg~47_combout ;
wire \COMP_VGA|vga_b_reg~53_combout ;
wire \COMP_VGA|vga_b[2]~2_combout ;
wire \COMP_VGA|vga_b_reg~48_combout ;
wire \COMP_VGA|vga_b_reg~54_combout ;
wire \COMP_VGA|vga_b[3]~3_combout ;
wire \COMP_VGA|vga_b_reg~49_combout ;
wire \COMP_VGA|vga_b_reg~50_combout ;
wire \COMP_VGA|vga_b_reg~55_combout ;
wire \COMP_VGA|vga_b[4]~4_combout ;
wire \COMP_VGA|Equal1~1_combout ;
wire \COMP_VGA|Equal1~2_combout ;
wire \COMP_VGA|hsync_r~2_combout ;
wire \COMP_VGA|hsync_r~3_combout ;
wire \COMP_VGA|hsync_r~q ;
wire \COMP_VGA|Equal6~0_combout ;
wire \COMP_VGA|vsync_r~0_combout ;
wire \COMP_VGA|vsync_r~1_combout ;
wire \COMP_VGA|vsync_r~q ;
wire \COMP_CCD|clk_buf~0_combout ;
wire \COMP_CCD|LessThan1~7_combout ;
wire \COMP_CCD|LessThan1~8_combout ;
wire \COMP_CCD|LessThan1~9_combout ;
wire \COMP_CCD|clk_buf~1_combout ;
wire \COMP_CCD|clk_buf~2_combout ;
wire \COMP_CCD|clk_buf~q ;
wire [23:0] \COMP_VGA|key1_counter ;
wire [4:0] \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \COMP_VGA|vga_r_reg ;
wire [31:0] cnt;
wire [15:0] \COMP_VGA|grid_data_1 ;
wire [5:0] \COMP_VGA|vga_g_reg ;
wire [4:0] \COMP_VGA|vga_b_reg ;
wire [10:0] \COMP_VGA|x_cnt ;
wire [9:0] \COMP_VGA|y_cnt ;
wire [3:0] \COMP_VGA|vga_dis_mode ;
wire [15:0] \COMP_VGA|grid_data_2 ;
wire [15:0] \COMP_VGA|bar_data ;
wire [10:0] \COMP_VGA|memory ;
wire [31:0] \COMP_CCD|freq ;
wire [31:0] \COMP_CCD|count ;
wire [31:0] \COMP_MEM|addr ;

wire [4:0] \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a1  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a2  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a3  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a4  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a5  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a6  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a7  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a9  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a10  = \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \VGA_RED[0]~output (
	.i(\COMP_VGA|vga_r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED[0]),
	.obar());
// synopsys translate_off
defparam \VGA_RED[0]~output .bus_hold = "false";
defparam \VGA_RED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \VGA_RED[1]~output (
	.i(\COMP_VGA|vga_r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED[1]),
	.obar());
// synopsys translate_off
defparam \VGA_RED[1]~output .bus_hold = "false";
defparam \VGA_RED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \VGA_RED[2]~output (
	.i(\COMP_VGA|vga_r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED[2]),
	.obar());
// synopsys translate_off
defparam \VGA_RED[2]~output .bus_hold = "false";
defparam \VGA_RED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \VGA_RED[3]~output (
	.i(\COMP_VGA|vga_r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED[3]),
	.obar());
// synopsys translate_off
defparam \VGA_RED[3]~output .bus_hold = "false";
defparam \VGA_RED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \VGA_RED[4]~output (
	.i(\COMP_VGA|vga_r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED[4]),
	.obar());
// synopsys translate_off
defparam \VGA_RED[4]~output .bus_hold = "false";
defparam \VGA_RED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \VGA_GRN[0]~output (
	.i(\COMP_VGA|vga_g[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[0]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[0]~output .bus_hold = "false";
defparam \VGA_GRN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \VGA_GRN[1]~output (
	.i(\COMP_VGA|vga_g[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[1]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[1]~output .bus_hold = "false";
defparam \VGA_GRN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \VGA_GRN[2]~output (
	.i(\COMP_VGA|vga_g[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[2]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[2]~output .bus_hold = "false";
defparam \VGA_GRN[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \VGA_GRN[3]~output (
	.i(\COMP_VGA|vga_g[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[3]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[3]~output .bus_hold = "false";
defparam \VGA_GRN[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \VGA_GRN[4]~output (
	.i(\COMP_VGA|vga_g[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[4]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[4]~output .bus_hold = "false";
defparam \VGA_GRN[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \VGA_GRN[5]~output (
	.i(\COMP_VGA|vga_g[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GRN[5]),
	.obar());
// synopsys translate_off
defparam \VGA_GRN[5]~output .bus_hold = "false";
defparam \VGA_GRN[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_BLU[0]~output (
	.i(\COMP_VGA|vga_b[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLU[0]),
	.obar());
// synopsys translate_off
defparam \VGA_BLU[0]~output .bus_hold = "false";
defparam \VGA_BLU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_BLU[1]~output (
	.i(\COMP_VGA|vga_b[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLU[1]),
	.obar());
// synopsys translate_off
defparam \VGA_BLU[1]~output .bus_hold = "false";
defparam \VGA_BLU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_BLU[2]~output (
	.i(\COMP_VGA|vga_b[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLU[2]),
	.obar());
// synopsys translate_off
defparam \VGA_BLU[2]~output .bus_hold = "false";
defparam \VGA_BLU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_BLU[3]~output (
	.i(\COMP_VGA|vga_b[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLU[3]),
	.obar());
// synopsys translate_off
defparam \VGA_BLU[3]~output .bus_hold = "false";
defparam \VGA_BLU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \VGA_BLU[4]~output (
	.i(\COMP_VGA|vga_b[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLU[4]),
	.obar());
// synopsys translate_off
defparam \VGA_BLU[4]~output .bus_hold = "false";
defparam \VGA_BLU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \VGA_HS~output (
	.i(\COMP_VGA|hsync_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \VGA_VS~output (
	.i(\COMP_VGA|vsync_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \clk_ccd~output (
	.i(\COMP_CCD|clk_buf~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_ccd),
	.obar());
// synopsys translate_off
defparam \clk_ccd~output .bus_hold = "false";
defparam \clk_ccd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \rog_ccd~output (
	.i(\COMP_CCD|rog_buf~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rog_ccd),
	.obar());
// synopsys translate_off
defparam \rog_ccd~output .bus_hold = "false";
defparam \rog_ccd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \clk_adc~output (
	.i(!\COMP_CCD|clk_adc_buf~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_adc),
	.obar());
// synopsys translate_off
defparam \clk_adc~output .bus_hold = "false";
defparam \clk_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 10;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 13;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .m = 13;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 192;
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \COMP_VGA|x_cnt[0]~11 (
// Equation(s):
// \COMP_VGA|x_cnt[0]~11_combout  = \COMP_VGA|x_cnt [0] $ (VCC)
// \COMP_VGA|x_cnt[0]~12  = CARRY(\COMP_VGA|x_cnt [0])

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_VGA|x_cnt[0]~11_combout ),
	.cout(\COMP_VGA|x_cnt[0]~12 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[0]~11 .lut_mask = 16'h33CC;
defparam \COMP_VGA|x_cnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \COMP_VGA|x_cnt[3]~18 (
// Equation(s):
// \COMP_VGA|x_cnt[3]~18_combout  = (\COMP_VGA|x_cnt [3] & (!\COMP_VGA|x_cnt[2]~17 )) # (!\COMP_VGA|x_cnt [3] & ((\COMP_VGA|x_cnt[2]~17 ) # (GND)))
// \COMP_VGA|x_cnt[3]~19  = CARRY((!\COMP_VGA|x_cnt[2]~17 ) # (!\COMP_VGA|x_cnt [3]))

	.dataa(\COMP_VGA|x_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[2]~17 ),
	.combout(\COMP_VGA|x_cnt[3]~18_combout ),
	.cout(\COMP_VGA|x_cnt[3]~19 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[3]~18 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|x_cnt[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \COMP_VGA|x_cnt[4]~20 (
// Equation(s):
// \COMP_VGA|x_cnt[4]~20_combout  = (\COMP_VGA|x_cnt [4] & (\COMP_VGA|x_cnt[3]~19  $ (GND))) # (!\COMP_VGA|x_cnt [4] & (!\COMP_VGA|x_cnt[3]~19  & VCC))
// \COMP_VGA|x_cnt[4]~21  = CARRY((\COMP_VGA|x_cnt [4] & !\COMP_VGA|x_cnt[3]~19 ))

	.dataa(\COMP_VGA|x_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[3]~19 ),
	.combout(\COMP_VGA|x_cnt[4]~20_combout ),
	.cout(\COMP_VGA|x_cnt[4]~21 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[4]~20 .lut_mask = 16'hA50A;
defparam \COMP_VGA|x_cnt[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \COMP_VGA|x_cnt[4] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[4]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[4] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \COMP_VGA|x_cnt[5]~22 (
// Equation(s):
// \COMP_VGA|x_cnt[5]~22_combout  = (\COMP_VGA|x_cnt [5] & (!\COMP_VGA|x_cnt[4]~21 )) # (!\COMP_VGA|x_cnt [5] & ((\COMP_VGA|x_cnt[4]~21 ) # (GND)))
// \COMP_VGA|x_cnt[5]~23  = CARRY((!\COMP_VGA|x_cnt[4]~21 ) # (!\COMP_VGA|x_cnt [5]))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[4]~21 ),
	.combout(\COMP_VGA|x_cnt[5]~22_combout ),
	.cout(\COMP_VGA|x_cnt[5]~23 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[5]~22 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|x_cnt[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \COMP_VGA|x_cnt[5] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[5]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[5] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \COMP_VGA|x_cnt[6]~24 (
// Equation(s):
// \COMP_VGA|x_cnt[6]~24_combout  = (\COMP_VGA|x_cnt [6] & (\COMP_VGA|x_cnt[5]~23  $ (GND))) # (!\COMP_VGA|x_cnt [6] & (!\COMP_VGA|x_cnt[5]~23  & VCC))
// \COMP_VGA|x_cnt[6]~25  = CARRY((\COMP_VGA|x_cnt [6] & !\COMP_VGA|x_cnt[5]~23 ))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[5]~23 ),
	.combout(\COMP_VGA|x_cnt[6]~24_combout ),
	.cout(\COMP_VGA|x_cnt[6]~25 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[6]~24 .lut_mask = 16'hC30C;
defparam \COMP_VGA|x_cnt[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \COMP_VGA|x_cnt[6] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[6]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[6] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \COMP_VGA|x_cnt[7]~26 (
// Equation(s):
// \COMP_VGA|x_cnt[7]~26_combout  = (\COMP_VGA|x_cnt [7] & (!\COMP_VGA|x_cnt[6]~25 )) # (!\COMP_VGA|x_cnt [7] & ((\COMP_VGA|x_cnt[6]~25 ) # (GND)))
// \COMP_VGA|x_cnt[7]~27  = CARRY((!\COMP_VGA|x_cnt[6]~25 ) # (!\COMP_VGA|x_cnt [7]))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[6]~25 ),
	.combout(\COMP_VGA|x_cnt[7]~26_combout ),
	.cout(\COMP_VGA|x_cnt[7]~27 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[7]~26 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|x_cnt[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \COMP_VGA|x_cnt[7] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[7]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[7] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \COMP_VGA|x_cnt[8]~28 (
// Equation(s):
// \COMP_VGA|x_cnt[8]~28_combout  = (\COMP_VGA|x_cnt [8] & (\COMP_VGA|x_cnt[7]~27  $ (GND))) # (!\COMP_VGA|x_cnt [8] & (!\COMP_VGA|x_cnt[7]~27  & VCC))
// \COMP_VGA|x_cnt[8]~29  = CARRY((\COMP_VGA|x_cnt [8] & !\COMP_VGA|x_cnt[7]~27 ))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[7]~27 ),
	.combout(\COMP_VGA|x_cnt[8]~28_combout ),
	.cout(\COMP_VGA|x_cnt[8]~29 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[8]~28 .lut_mask = 16'hC30C;
defparam \COMP_VGA|x_cnt[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \COMP_VGA|x_cnt[8] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[8]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[8] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \COMP_VGA|x_cnt[9]~30 (
// Equation(s):
// \COMP_VGA|x_cnt[9]~30_combout  = (\COMP_VGA|x_cnt [9] & (!\COMP_VGA|x_cnt[8]~29 )) # (!\COMP_VGA|x_cnt [9] & ((\COMP_VGA|x_cnt[8]~29 ) # (GND)))
// \COMP_VGA|x_cnt[9]~31  = CARRY((!\COMP_VGA|x_cnt[8]~29 ) # (!\COMP_VGA|x_cnt [9]))

	.dataa(\COMP_VGA|x_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[8]~29 ),
	.combout(\COMP_VGA|x_cnt[9]~30_combout ),
	.cout(\COMP_VGA|x_cnt[9]~31 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[9]~30 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|x_cnt[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \COMP_VGA|x_cnt[9] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[9]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[9] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \COMP_VGA|x_cnt[10]~32 (
// Equation(s):
// \COMP_VGA|x_cnt[10]~32_combout  = \COMP_VGA|x_cnt [10] $ (!\COMP_VGA|x_cnt[9]~31 )

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\COMP_VGA|x_cnt[9]~31 ),
	.combout(\COMP_VGA|x_cnt[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|x_cnt[10]~32 .lut_mask = 16'hC3C3;
defparam \COMP_VGA|x_cnt[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \COMP_VGA|x_cnt[10] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[10]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[10] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \COMP_VGA|Equal0~0 (
// Equation(s):
// \COMP_VGA|Equal0~0_combout  = (((\COMP_VGA|x_cnt [0]) # (!\COMP_VGA|x_cnt [8])) # (!\COMP_VGA|x_cnt [10])) # (!\COMP_VGA|x_cnt [6])

	.dataa(\COMP_VGA|x_cnt [6]),
	.datab(\COMP_VGA|x_cnt [10]),
	.datac(\COMP_VGA|x_cnt [0]),
	.datad(\COMP_VGA|x_cnt [8]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal0~0 .lut_mask = 16'hF7FF;
defparam \COMP_VGA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \COMP_VGA|hsync_r~0 (
// Equation(s):
// \COMP_VGA|hsync_r~0_combout  = (!\COMP_VGA|x_cnt [4] & (!\COMP_VGA|x_cnt [2] & (!\COMP_VGA|x_cnt [9] & !\COMP_VGA|x_cnt [1])))

	.dataa(\COMP_VGA|x_cnt [4]),
	.datab(\COMP_VGA|x_cnt [2]),
	.datac(\COMP_VGA|x_cnt [9]),
	.datad(\COMP_VGA|x_cnt [1]),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_r~0 .lut_mask = 16'h0001;
defparam \COMP_VGA|hsync_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \COMP_VGA|Equal1~0 (
// Equation(s):
// \COMP_VGA|Equal1~0_combout  = (!\COMP_VGA|x_cnt [3] & (\COMP_VGA|hsync_r~0_combout  & (!\COMP_VGA|x_cnt [5] & !\COMP_VGA|x_cnt [7])))

	.dataa(\COMP_VGA|x_cnt [3]),
	.datab(\COMP_VGA|hsync_r~0_combout ),
	.datac(\COMP_VGA|x_cnt [5]),
	.datad(\COMP_VGA|x_cnt [7]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal1~0 .lut_mask = 16'h0004;
defparam \COMP_VGA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N0
cycloneive_lcell_comb \COMP_VGA|x_cnt[8]~15 (
// Equation(s):
// \COMP_VGA|x_cnt[8]~15_combout  = ((!\COMP_VGA|Equal0~0_combout  & \COMP_VGA|Equal1~0_combout )) # (!\RESET~input_o )

	.dataa(gnd),
	.datab(\COMP_VGA|Equal0~0_combout ),
	.datac(\RESET~input_o ),
	.datad(\COMP_VGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|x_cnt[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|x_cnt[8]~15 .lut_mask = 16'h3F0F;
defparam \COMP_VGA|x_cnt[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \COMP_VGA|x_cnt[0] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[0] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \COMP_VGA|x_cnt[1]~13 (
// Equation(s):
// \COMP_VGA|x_cnt[1]~13_combout  = (\COMP_VGA|x_cnt [1] & (!\COMP_VGA|x_cnt[0]~12 )) # (!\COMP_VGA|x_cnt [1] & ((\COMP_VGA|x_cnt[0]~12 ) # (GND)))
// \COMP_VGA|x_cnt[1]~14  = CARRY((!\COMP_VGA|x_cnt[0]~12 ) # (!\COMP_VGA|x_cnt [1]))

	.dataa(\COMP_VGA|x_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[0]~12 ),
	.combout(\COMP_VGA|x_cnt[1]~13_combout ),
	.cout(\COMP_VGA|x_cnt[1]~14 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[1]~13 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|x_cnt[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \COMP_VGA|x_cnt[1] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[1]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[1] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \COMP_VGA|x_cnt[2]~16 (
// Equation(s):
// \COMP_VGA|x_cnt[2]~16_combout  = (\COMP_VGA|x_cnt [2] & (\COMP_VGA|x_cnt[1]~14  $ (GND))) # (!\COMP_VGA|x_cnt [2] & (!\COMP_VGA|x_cnt[1]~14  & VCC))
// \COMP_VGA|x_cnt[2]~17  = CARRY((\COMP_VGA|x_cnt [2] & !\COMP_VGA|x_cnt[1]~14 ))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|x_cnt[1]~14 ),
	.combout(\COMP_VGA|x_cnt[2]~16_combout ),
	.cout(\COMP_VGA|x_cnt[2]~17 ));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[2]~16 .lut_mask = 16'hC30C;
defparam \COMP_VGA|x_cnt[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \COMP_VGA|x_cnt[2] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[2]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[2] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \COMP_VGA|x_cnt[3] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|x_cnt[3]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\COMP_VGA|x_cnt[8]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|x_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|x_cnt[3] .is_wysiwyg = "true";
defparam \COMP_VGA|x_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \COMP_VGA|hsync_r~1 (
// Equation(s):
// \COMP_VGA|hsync_r~1_combout  = (\COMP_VGA|x_cnt [3] & (\COMP_VGA|hsync_r~0_combout  & (!\COMP_VGA|x_cnt [0] & !\COMP_VGA|x_cnt [6])))

	.dataa(\COMP_VGA|x_cnt [3]),
	.datab(\COMP_VGA|hsync_r~0_combout ),
	.datac(\COMP_VGA|x_cnt [0]),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_r~1 .lut_mask = 16'h0008;
defparam \COMP_VGA|hsync_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \COMP_VGA|hsync_de~0 (
// Equation(s):
// \COMP_VGA|hsync_de~0_combout  = (!\COMP_VGA|x_cnt [7] & (\COMP_VGA|x_cnt [5] & \COMP_VGA|x_cnt [8]))

	.dataa(gnd),
	.datab(\COMP_VGA|x_cnt [7]),
	.datac(\COMP_VGA|x_cnt [5]),
	.datad(\COMP_VGA|x_cnt [8]),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_de~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_de~0 .lut_mask = 16'h3000;
defparam \COMP_VGA|hsync_de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \COMP_VGA|hsync_de~1 (
// Equation(s):
// \COMP_VGA|hsync_de~1_combout  = (\COMP_VGA|hsync_r~1_combout  & ((\COMP_VGA|hsync_de~0_combout  & (!\COMP_VGA|x_cnt [10])) # (!\COMP_VGA|hsync_de~0_combout  & ((\COMP_VGA|hsync_de~q ))))) # (!\COMP_VGA|hsync_r~1_combout  & (((\COMP_VGA|hsync_de~q ))))

	.dataa(\COMP_VGA|hsync_r~1_combout ),
	.datab(\COMP_VGA|x_cnt [10]),
	.datac(\COMP_VGA|hsync_de~q ),
	.datad(\COMP_VGA|hsync_de~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_de~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_de~1 .lut_mask = 16'h72F0;
defparam \COMP_VGA|hsync_de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \COMP_VGA|hsync_de (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|hsync_de~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|hsync_de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|hsync_de .is_wysiwyg = "true";
defparam \COMP_VGA|hsync_de .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode~0 (
// Equation(s):
// \COMP_VGA|vga_dis_mode~0_combout  = (!\COMP_VGA|vga_dis_mode [0] & \RESET~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [0]),
	.datad(\RESET~input_o ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode~0 .lut_mask = 16'h0F00;
defparam \COMP_VGA|vga_dis_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \COMP_VGA|key1_counter[0]~24 (
// Equation(s):
// \COMP_VGA|key1_counter[0]~24_combout  = \COMP_VGA|key1_counter [0] $ (VCC)
// \COMP_VGA|key1_counter[0]~25  = CARRY(\COMP_VGA|key1_counter [0])

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[0]~24_combout ),
	.cout(\COMP_VGA|key1_counter[0]~25 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[0]~24 .lut_mask = 16'h33CC;
defparam \COMP_VGA|key1_counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \key_add~input (
	.i(key_add),
	.ibar(gnd),
	.o(\key_add~input_o ));
// synopsys translate_off
defparam \key_add~input .bus_hold = "false";
defparam \key_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~36 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~36_combout  = (\key_add~input_o ) # (!\RESET~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET~input_o ),
	.datad(\key_add~input_o ),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~36 .lut_mask = 16'hFF0F;
defparam \COMP_VGA|key1_counter[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \COMP_VGA|LessThan2~1 (
// Equation(s):
// \COMP_VGA|LessThan2~1_combout  = (\COMP_VGA|key1_counter [8]) # ((\COMP_VGA|key1_counter [7] & ((\COMP_VGA|key1_counter [6]) # (\COMP_VGA|key1_counter [5]))))

	.dataa(\COMP_VGA|key1_counter [6]),
	.datab(\COMP_VGA|key1_counter [5]),
	.datac(\COMP_VGA|key1_counter [7]),
	.datad(\COMP_VGA|key1_counter [8]),
	.cin(gnd),
	.combout(\COMP_VGA|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|LessThan2~1 .lut_mask = 16'hFFE0;
defparam \COMP_VGA|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N18
cycloneive_lcell_comb \COMP_VGA|LessThan2~0 (
// Equation(s):
// \COMP_VGA|LessThan2~0_combout  = (\COMP_VGA|key1_counter [11] & (\COMP_VGA|key1_counter [9] & \COMP_VGA|key1_counter [10]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [11]),
	.datac(\COMP_VGA|key1_counter [9]),
	.datad(\COMP_VGA|key1_counter [10]),
	.cin(gnd),
	.combout(\COMP_VGA|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|LessThan2~0 .lut_mask = 16'hC000;
defparam \COMP_VGA|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N0
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~37 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~37_combout  = (\COMP_VGA|key1_counter [13] & ((\COMP_VGA|key1_counter [12]) # ((\COMP_VGA|LessThan2~1_combout  & \COMP_VGA|LessThan2~0_combout ))))

	.dataa(\COMP_VGA|LessThan2~1_combout ),
	.datab(\COMP_VGA|key1_counter [13]),
	.datac(\COMP_VGA|key1_counter [12]),
	.datad(\COMP_VGA|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~37 .lut_mask = 16'hC8C0;
defparam \COMP_VGA|key1_counter[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N22
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~38 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~38_combout  = (\COMP_VGA|key1_counter [17] & ((\COMP_VGA|key1_counter [15]) # ((\COMP_VGA|key1_counter [14]) # (\COMP_VGA|key1_counter[4]~37_combout ))))

	.dataa(\COMP_VGA|key1_counter [17]),
	.datab(\COMP_VGA|key1_counter [15]),
	.datac(\COMP_VGA|key1_counter [14]),
	.datad(\COMP_VGA|key1_counter[4]~37_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~38 .lut_mask = 16'hAAA8;
defparam \COMP_VGA|key1_counter[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
cycloneive_lcell_comb \COMP_VGA|Equal11~7 (
// Equation(s):
// \COMP_VGA|Equal11~7_combout  = (!\COMP_VGA|key1_counter [19] & (!\COMP_VGA|key1_counter [20] & !\COMP_VGA|key1_counter [18]))

	.dataa(\COMP_VGA|key1_counter [19]),
	.datab(gnd),
	.datac(\COMP_VGA|key1_counter [20]),
	.datad(\COMP_VGA|key1_counter [18]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~7 .lut_mask = 16'h0005;
defparam \COMP_VGA|Equal11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N4
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~39 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~39_combout  = (\COMP_VGA|key1_counter [22] & (((\COMP_VGA|key1_counter [16] & \COMP_VGA|key1_counter[4]~38_combout )) # (!\COMP_VGA|Equal11~7_combout )))

	.dataa(\COMP_VGA|key1_counter [16]),
	.datab(\COMP_VGA|key1_counter [22]),
	.datac(\COMP_VGA|key1_counter[4]~38_combout ),
	.datad(\COMP_VGA|Equal11~7_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~39 .lut_mask = 16'h80CC;
defparam \COMP_VGA|key1_counter[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~40 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~40_combout  = (\RESET~input_o  & ((\COMP_VGA|key1_counter [21]) # (\COMP_VGA|key1_counter [23])))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [21]),
	.datac(\RESET~input_o ),
	.datad(\COMP_VGA|key1_counter [23]),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~40 .lut_mask = 16'hF0C0;
defparam \COMP_VGA|key1_counter[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~41 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~41_combout  = ((\key_add~input_o ) # ((!\COMP_VGA|key1_counter[4]~39_combout  & !\COMP_VGA|key1_counter [23]))) # (!\COMP_VGA|key1_counter[4]~40_combout )

	.dataa(\COMP_VGA|key1_counter[4]~39_combout ),
	.datab(\COMP_VGA|key1_counter [23]),
	.datac(\COMP_VGA|key1_counter[4]~40_combout ),
	.datad(\key_add~input_o ),
	.cin(gnd),
	.combout(\COMP_VGA|key1_counter[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~41 .lut_mask = 16'hFF1F;
defparam \COMP_VGA|key1_counter[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N9
dffeas \COMP_VGA|key1_counter[0] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[0] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \COMP_VGA|key1_counter[1]~26 (
// Equation(s):
// \COMP_VGA|key1_counter[1]~26_combout  = (\COMP_VGA|key1_counter [1] & (!\COMP_VGA|key1_counter[0]~25 )) # (!\COMP_VGA|key1_counter [1] & ((\COMP_VGA|key1_counter[0]~25 ) # (GND)))
// \COMP_VGA|key1_counter[1]~27  = CARRY((!\COMP_VGA|key1_counter[0]~25 ) # (!\COMP_VGA|key1_counter [1]))

	.dataa(\COMP_VGA|key1_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[0]~25 ),
	.combout(\COMP_VGA|key1_counter[1]~26_combout ),
	.cout(\COMP_VGA|key1_counter[1]~27 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[1]~26 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N11
dffeas \COMP_VGA|key1_counter[1] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[1] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \COMP_VGA|key1_counter[2]~28 (
// Equation(s):
// \COMP_VGA|key1_counter[2]~28_combout  = (\COMP_VGA|key1_counter [2] & (\COMP_VGA|key1_counter[1]~27  $ (GND))) # (!\COMP_VGA|key1_counter [2] & (!\COMP_VGA|key1_counter[1]~27  & VCC))
// \COMP_VGA|key1_counter[2]~29  = CARRY((\COMP_VGA|key1_counter [2] & !\COMP_VGA|key1_counter[1]~27 ))

	.dataa(\COMP_VGA|key1_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[1]~27 ),
	.combout(\COMP_VGA|key1_counter[2]~28_combout ),
	.cout(\COMP_VGA|key1_counter[2]~29 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[2]~28 .lut_mask = 16'hA50A;
defparam \COMP_VGA|key1_counter[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \COMP_VGA|key1_counter[2] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[2] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \COMP_VGA|key1_counter[3]~30 (
// Equation(s):
// \COMP_VGA|key1_counter[3]~30_combout  = (\COMP_VGA|key1_counter [3] & (!\COMP_VGA|key1_counter[2]~29 )) # (!\COMP_VGA|key1_counter [3] & ((\COMP_VGA|key1_counter[2]~29 ) # (GND)))
// \COMP_VGA|key1_counter[3]~31  = CARRY((!\COMP_VGA|key1_counter[2]~29 ) # (!\COMP_VGA|key1_counter [3]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[2]~29 ),
	.combout(\COMP_VGA|key1_counter[3]~30_combout ),
	.cout(\COMP_VGA|key1_counter[3]~31 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[3]~30 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|key1_counter[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \COMP_VGA|key1_counter[3] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[3] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \COMP_VGA|key1_counter[4]~32 (
// Equation(s):
// \COMP_VGA|key1_counter[4]~32_combout  = (\COMP_VGA|key1_counter [4] & (\COMP_VGA|key1_counter[3]~31  $ (GND))) # (!\COMP_VGA|key1_counter [4] & (!\COMP_VGA|key1_counter[3]~31  & VCC))
// \COMP_VGA|key1_counter[4]~33  = CARRY((\COMP_VGA|key1_counter [4] & !\COMP_VGA|key1_counter[3]~31 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[3]~31 ),
	.combout(\COMP_VGA|key1_counter[4]~32_combout ),
	.cout(\COMP_VGA|key1_counter[4]~33 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4]~32 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N17
dffeas \COMP_VGA|key1_counter[4] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[4] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \COMP_VGA|key1_counter[5]~34 (
// Equation(s):
// \COMP_VGA|key1_counter[5]~34_combout  = (\COMP_VGA|key1_counter [5] & (!\COMP_VGA|key1_counter[4]~33 )) # (!\COMP_VGA|key1_counter [5] & ((\COMP_VGA|key1_counter[4]~33 ) # (GND)))
// \COMP_VGA|key1_counter[5]~35  = CARRY((!\COMP_VGA|key1_counter[4]~33 ) # (!\COMP_VGA|key1_counter [5]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[4]~33 ),
	.combout(\COMP_VGA|key1_counter[5]~34_combout ),
	.cout(\COMP_VGA|key1_counter[5]~35 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[5]~34 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|key1_counter[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N19
dffeas \COMP_VGA|key1_counter[5] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[5] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \COMP_VGA|key1_counter[6]~42 (
// Equation(s):
// \COMP_VGA|key1_counter[6]~42_combout  = (\COMP_VGA|key1_counter [6] & (\COMP_VGA|key1_counter[5]~35  $ (GND))) # (!\COMP_VGA|key1_counter [6] & (!\COMP_VGA|key1_counter[5]~35  & VCC))
// \COMP_VGA|key1_counter[6]~43  = CARRY((\COMP_VGA|key1_counter [6] & !\COMP_VGA|key1_counter[5]~35 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[5]~35 ),
	.combout(\COMP_VGA|key1_counter[6]~42_combout ),
	.cout(\COMP_VGA|key1_counter[6]~43 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[6]~42 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N21
dffeas \COMP_VGA|key1_counter[6] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[6] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \COMP_VGA|key1_counter[7]~44 (
// Equation(s):
// \COMP_VGA|key1_counter[7]~44_combout  = (\COMP_VGA|key1_counter [7] & (!\COMP_VGA|key1_counter[6]~43 )) # (!\COMP_VGA|key1_counter [7] & ((\COMP_VGA|key1_counter[6]~43 ) # (GND)))
// \COMP_VGA|key1_counter[7]~45  = CARRY((!\COMP_VGA|key1_counter[6]~43 ) # (!\COMP_VGA|key1_counter [7]))

	.dataa(\COMP_VGA|key1_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[6]~43 ),
	.combout(\COMP_VGA|key1_counter[7]~44_combout ),
	.cout(\COMP_VGA|key1_counter[7]~45 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[7]~44 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N23
dffeas \COMP_VGA|key1_counter[7] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[7] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \COMP_VGA|key1_counter[8]~46 (
// Equation(s):
// \COMP_VGA|key1_counter[8]~46_combout  = (\COMP_VGA|key1_counter [8] & (\COMP_VGA|key1_counter[7]~45  $ (GND))) # (!\COMP_VGA|key1_counter [8] & (!\COMP_VGA|key1_counter[7]~45  & VCC))
// \COMP_VGA|key1_counter[8]~47  = CARRY((\COMP_VGA|key1_counter [8] & !\COMP_VGA|key1_counter[7]~45 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[7]~45 ),
	.combout(\COMP_VGA|key1_counter[8]~46_combout ),
	.cout(\COMP_VGA|key1_counter[8]~47 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[8]~46 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N25
dffeas \COMP_VGA|key1_counter[8] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[8] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \COMP_VGA|key1_counter[9]~48 (
// Equation(s):
// \COMP_VGA|key1_counter[9]~48_combout  = (\COMP_VGA|key1_counter [9] & (!\COMP_VGA|key1_counter[8]~47 )) # (!\COMP_VGA|key1_counter [9] & ((\COMP_VGA|key1_counter[8]~47 ) # (GND)))
// \COMP_VGA|key1_counter[9]~49  = CARRY((!\COMP_VGA|key1_counter[8]~47 ) # (!\COMP_VGA|key1_counter [9]))

	.dataa(\COMP_VGA|key1_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[8]~47 ),
	.combout(\COMP_VGA|key1_counter[9]~48_combout ),
	.cout(\COMP_VGA|key1_counter[9]~49 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[9]~48 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \COMP_VGA|key1_counter[9] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[9] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \COMP_VGA|key1_counter[10]~50 (
// Equation(s):
// \COMP_VGA|key1_counter[10]~50_combout  = (\COMP_VGA|key1_counter [10] & (\COMP_VGA|key1_counter[9]~49  $ (GND))) # (!\COMP_VGA|key1_counter [10] & (!\COMP_VGA|key1_counter[9]~49  & VCC))
// \COMP_VGA|key1_counter[10]~51  = CARRY((\COMP_VGA|key1_counter [10] & !\COMP_VGA|key1_counter[9]~49 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[9]~49 ),
	.combout(\COMP_VGA|key1_counter[10]~50_combout ),
	.cout(\COMP_VGA|key1_counter[10]~51 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[10]~50 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N29
dffeas \COMP_VGA|key1_counter[10] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[10] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \COMP_VGA|key1_counter[11]~52 (
// Equation(s):
// \COMP_VGA|key1_counter[11]~52_combout  = (\COMP_VGA|key1_counter [11] & (!\COMP_VGA|key1_counter[10]~51 )) # (!\COMP_VGA|key1_counter [11] & ((\COMP_VGA|key1_counter[10]~51 ) # (GND)))
// \COMP_VGA|key1_counter[11]~53  = CARRY((!\COMP_VGA|key1_counter[10]~51 ) # (!\COMP_VGA|key1_counter [11]))

	.dataa(\COMP_VGA|key1_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[10]~51 ),
	.combout(\COMP_VGA|key1_counter[11]~52_combout ),
	.cout(\COMP_VGA|key1_counter[11]~53 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[11]~52 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \COMP_VGA|key1_counter[11] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[11] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneive_lcell_comb \COMP_VGA|key1_counter[12]~54 (
// Equation(s):
// \COMP_VGA|key1_counter[12]~54_combout  = (\COMP_VGA|key1_counter [12] & (\COMP_VGA|key1_counter[11]~53  $ (GND))) # (!\COMP_VGA|key1_counter [12] & (!\COMP_VGA|key1_counter[11]~53  & VCC))
// \COMP_VGA|key1_counter[12]~55  = CARRY((\COMP_VGA|key1_counter [12] & !\COMP_VGA|key1_counter[11]~53 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[11]~53 ),
	.combout(\COMP_VGA|key1_counter[12]~54_combout ),
	.cout(\COMP_VGA|key1_counter[12]~55 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[12]~54 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N1
dffeas \COMP_VGA|key1_counter[12] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[12] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
cycloneive_lcell_comb \COMP_VGA|key1_counter[13]~56 (
// Equation(s):
// \COMP_VGA|key1_counter[13]~56_combout  = (\COMP_VGA|key1_counter [13] & (!\COMP_VGA|key1_counter[12]~55 )) # (!\COMP_VGA|key1_counter [13] & ((\COMP_VGA|key1_counter[12]~55 ) # (GND)))
// \COMP_VGA|key1_counter[13]~57  = CARRY((!\COMP_VGA|key1_counter[12]~55 ) # (!\COMP_VGA|key1_counter [13]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[12]~55 ),
	.combout(\COMP_VGA|key1_counter[13]~56_combout ),
	.cout(\COMP_VGA|key1_counter[13]~57 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[13]~56 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|key1_counter[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N3
dffeas \COMP_VGA|key1_counter[13] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[13] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N4
cycloneive_lcell_comb \COMP_VGA|key1_counter[14]~58 (
// Equation(s):
// \COMP_VGA|key1_counter[14]~58_combout  = (\COMP_VGA|key1_counter [14] & (\COMP_VGA|key1_counter[13]~57  $ (GND))) # (!\COMP_VGA|key1_counter [14] & (!\COMP_VGA|key1_counter[13]~57  & VCC))
// \COMP_VGA|key1_counter[14]~59  = CARRY((\COMP_VGA|key1_counter [14] & !\COMP_VGA|key1_counter[13]~57 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[13]~57 ),
	.combout(\COMP_VGA|key1_counter[14]~58_combout ),
	.cout(\COMP_VGA|key1_counter[14]~59 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[14]~58 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N5
dffeas \COMP_VGA|key1_counter[14] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[14] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N6
cycloneive_lcell_comb \COMP_VGA|key1_counter[15]~60 (
// Equation(s):
// \COMP_VGA|key1_counter[15]~60_combout  = (\COMP_VGA|key1_counter [15] & (!\COMP_VGA|key1_counter[14]~59 )) # (!\COMP_VGA|key1_counter [15] & ((\COMP_VGA|key1_counter[14]~59 ) # (GND)))
// \COMP_VGA|key1_counter[15]~61  = CARRY((!\COMP_VGA|key1_counter[14]~59 ) # (!\COMP_VGA|key1_counter [15]))

	.dataa(\COMP_VGA|key1_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[14]~59 ),
	.combout(\COMP_VGA|key1_counter[15]~60_combout ),
	.cout(\COMP_VGA|key1_counter[15]~61 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[15]~60 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N7
dffeas \COMP_VGA|key1_counter[15] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[15] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
cycloneive_lcell_comb \COMP_VGA|key1_counter[16]~62 (
// Equation(s):
// \COMP_VGA|key1_counter[16]~62_combout  = (\COMP_VGA|key1_counter [16] & (\COMP_VGA|key1_counter[15]~61  $ (GND))) # (!\COMP_VGA|key1_counter [16] & (!\COMP_VGA|key1_counter[15]~61  & VCC))
// \COMP_VGA|key1_counter[16]~63  = CARRY((\COMP_VGA|key1_counter [16] & !\COMP_VGA|key1_counter[15]~61 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[15]~61 ),
	.combout(\COMP_VGA|key1_counter[16]~62_combout ),
	.cout(\COMP_VGA|key1_counter[16]~63 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[16]~62 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N9
dffeas \COMP_VGA|key1_counter[16] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[16] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N10
cycloneive_lcell_comb \COMP_VGA|key1_counter[17]~64 (
// Equation(s):
// \COMP_VGA|key1_counter[17]~64_combout  = (\COMP_VGA|key1_counter [17] & (!\COMP_VGA|key1_counter[16]~63 )) # (!\COMP_VGA|key1_counter [17] & ((\COMP_VGA|key1_counter[16]~63 ) # (GND)))
// \COMP_VGA|key1_counter[17]~65  = CARRY((!\COMP_VGA|key1_counter[16]~63 ) # (!\COMP_VGA|key1_counter [17]))

	.dataa(\COMP_VGA|key1_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[16]~63 ),
	.combout(\COMP_VGA|key1_counter[17]~64_combout ),
	.cout(\COMP_VGA|key1_counter[17]~65 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[17]~64 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|key1_counter[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N11
dffeas \COMP_VGA|key1_counter[17] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[17] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
cycloneive_lcell_comb \COMP_VGA|key1_counter[18]~66 (
// Equation(s):
// \COMP_VGA|key1_counter[18]~66_combout  = (\COMP_VGA|key1_counter [18] & (\COMP_VGA|key1_counter[17]~65  $ (GND))) # (!\COMP_VGA|key1_counter [18] & (!\COMP_VGA|key1_counter[17]~65  & VCC))
// \COMP_VGA|key1_counter[18]~67  = CARRY((\COMP_VGA|key1_counter [18] & !\COMP_VGA|key1_counter[17]~65 ))

	.dataa(\COMP_VGA|key1_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[17]~65 ),
	.combout(\COMP_VGA|key1_counter[18]~66_combout ),
	.cout(\COMP_VGA|key1_counter[18]~67 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[18]~66 .lut_mask = 16'hA50A;
defparam \COMP_VGA|key1_counter[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N13
dffeas \COMP_VGA|key1_counter[18] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[18] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N14
cycloneive_lcell_comb \COMP_VGA|key1_counter[19]~68 (
// Equation(s):
// \COMP_VGA|key1_counter[19]~68_combout  = (\COMP_VGA|key1_counter [19] & (!\COMP_VGA|key1_counter[18]~67 )) # (!\COMP_VGA|key1_counter [19] & ((\COMP_VGA|key1_counter[18]~67 ) # (GND)))
// \COMP_VGA|key1_counter[19]~69  = CARRY((!\COMP_VGA|key1_counter[18]~67 ) # (!\COMP_VGA|key1_counter [19]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[18]~67 ),
	.combout(\COMP_VGA|key1_counter[19]~68_combout ),
	.cout(\COMP_VGA|key1_counter[19]~69 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[19]~68 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|key1_counter[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N15
dffeas \COMP_VGA|key1_counter[19] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[19] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \COMP_VGA|key1_counter[20]~70 (
// Equation(s):
// \COMP_VGA|key1_counter[20]~70_combout  = (\COMP_VGA|key1_counter [20] & (\COMP_VGA|key1_counter[19]~69  $ (GND))) # (!\COMP_VGA|key1_counter [20] & (!\COMP_VGA|key1_counter[19]~69  & VCC))
// \COMP_VGA|key1_counter[20]~71  = CARRY((\COMP_VGA|key1_counter [20] & !\COMP_VGA|key1_counter[19]~69 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[19]~69 ),
	.combout(\COMP_VGA|key1_counter[20]~70_combout ),
	.cout(\COMP_VGA|key1_counter[20]~71 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[20]~70 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N17
dffeas \COMP_VGA|key1_counter[20] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[20] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
cycloneive_lcell_comb \COMP_VGA|key1_counter[21]~72 (
// Equation(s):
// \COMP_VGA|key1_counter[21]~72_combout  = (\COMP_VGA|key1_counter [21] & (!\COMP_VGA|key1_counter[20]~71 )) # (!\COMP_VGA|key1_counter [21] & ((\COMP_VGA|key1_counter[20]~71 ) # (GND)))
// \COMP_VGA|key1_counter[21]~73  = CARRY((!\COMP_VGA|key1_counter[20]~71 ) # (!\COMP_VGA|key1_counter [21]))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[20]~71 ),
	.combout(\COMP_VGA|key1_counter[21]~72_combout ),
	.cout(\COMP_VGA|key1_counter[21]~73 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[21]~72 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|key1_counter[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N19
dffeas \COMP_VGA|key1_counter[21] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[21] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneive_lcell_comb \COMP_VGA|key1_counter[22]~74 (
// Equation(s):
// \COMP_VGA|key1_counter[22]~74_combout  = (\COMP_VGA|key1_counter [22] & (\COMP_VGA|key1_counter[21]~73  $ (GND))) # (!\COMP_VGA|key1_counter [22] & (!\COMP_VGA|key1_counter[21]~73  & VCC))
// \COMP_VGA|key1_counter[22]~75  = CARRY((\COMP_VGA|key1_counter [22] & !\COMP_VGA|key1_counter[21]~73 ))

	.dataa(gnd),
	.datab(\COMP_VGA|key1_counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|key1_counter[21]~73 ),
	.combout(\COMP_VGA|key1_counter[22]~74_combout ),
	.cout(\COMP_VGA|key1_counter[22]~75 ));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[22]~74 .lut_mask = 16'hC30C;
defparam \COMP_VGA|key1_counter[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N21
dffeas \COMP_VGA|key1_counter[22] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[22] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneive_lcell_comb \COMP_VGA|key1_counter[23]~76 (
// Equation(s):
// \COMP_VGA|key1_counter[23]~76_combout  = \COMP_VGA|key1_counter [23] $ (\COMP_VGA|key1_counter[22]~75 )

	.dataa(\COMP_VGA|key1_counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\COMP_VGA|key1_counter[22]~75 ),
	.combout(\COMP_VGA|key1_counter[23]~76_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|key1_counter[23]~76 .lut_mask = 16'h5A5A;
defparam \COMP_VGA|key1_counter[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N23
dffeas \COMP_VGA|key1_counter[23] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|key1_counter[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_VGA|key1_counter[4]~36_combout ),
	.sload(gnd),
	.ena(\COMP_VGA|key1_counter[4]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|key1_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|key1_counter[23] .is_wysiwyg = "true";
defparam \COMP_VGA|key1_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N14
cycloneive_lcell_comb \COMP_VGA|Equal11~6 (
// Equation(s):
// \COMP_VGA|Equal11~6_combout  = (\COMP_VGA|key1_counter [23]) # (((\COMP_VGA|key1_counter [12]) # (\COMP_VGA|key1_counter [8])) # (!\COMP_VGA|key1_counter [13]))

	.dataa(\COMP_VGA|key1_counter [23]),
	.datab(\COMP_VGA|key1_counter [13]),
	.datac(\COMP_VGA|key1_counter [12]),
	.datad(\COMP_VGA|key1_counter [8]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~6 .lut_mask = 16'hFFFB;
defparam \COMP_VGA|Equal11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \COMP_VGA|Equal11~5 (
// Equation(s):
// \COMP_VGA|Equal11~5_combout  = (((!\COMP_VGA|key1_counter [2]) # (!\COMP_VGA|key1_counter [3])) # (!\COMP_VGA|key1_counter [4])) # (!\COMP_VGA|key1_counter [7])

	.dataa(\COMP_VGA|key1_counter [7]),
	.datab(\COMP_VGA|key1_counter [4]),
	.datac(\COMP_VGA|key1_counter [3]),
	.datad(\COMP_VGA|key1_counter [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~5 .lut_mask = 16'h7FFF;
defparam \COMP_VGA|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N12
cycloneive_lcell_comb \COMP_VGA|Equal11~3 (
// Equation(s):
// \COMP_VGA|Equal11~3_combout  = (\COMP_VGA|key1_counter [19]) # (((\COMP_VGA|key1_counter [20]) # (\COMP_VGA|key1_counter [18])) # (!\COMP_VGA|key1_counter [1]))

	.dataa(\COMP_VGA|key1_counter [19]),
	.datab(\COMP_VGA|key1_counter [1]),
	.datac(\COMP_VGA|key1_counter [20]),
	.datad(\COMP_VGA|key1_counter [18]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~3 .lut_mask = 16'hFFFB;
defparam \COMP_VGA|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
cycloneive_lcell_comb \COMP_VGA|Equal11~0 (
// Equation(s):
// \COMP_VGA|Equal11~0_combout  = (\COMP_VGA|key1_counter [15]) # ((\COMP_VGA|key1_counter [6]) # ((\COMP_VGA|key1_counter [14]) # (\COMP_VGA|key1_counter [5])))

	.dataa(\COMP_VGA|key1_counter [15]),
	.datab(\COMP_VGA|key1_counter [6]),
	.datac(\COMP_VGA|key1_counter [14]),
	.datad(\COMP_VGA|key1_counter [5]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~0 .lut_mask = 16'hFFFE;
defparam \COMP_VGA|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N12
cycloneive_lcell_comb \COMP_VGA|Equal11~2 (
// Equation(s):
// \COMP_VGA|Equal11~2_combout  = (((!\COMP_VGA|key1_counter [10]) # (!\COMP_VGA|key1_counter [9])) # (!\COMP_VGA|key1_counter [11])) # (!\COMP_VGA|key1_counter [0])

	.dataa(\COMP_VGA|key1_counter [0]),
	.datab(\COMP_VGA|key1_counter [11]),
	.datac(\COMP_VGA|key1_counter [9]),
	.datad(\COMP_VGA|key1_counter [10]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~2 .lut_mask = 16'h7FFF;
defparam \COMP_VGA|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N10
cycloneive_lcell_comb \COMP_VGA|Equal11~1 (
// Equation(s):
// \COMP_VGA|Equal11~1_combout  = (((!\COMP_VGA|key1_counter [17]) # (!\COMP_VGA|key1_counter [22])) # (!\COMP_VGA|key1_counter [21])) # (!\COMP_VGA|key1_counter [16])

	.dataa(\COMP_VGA|key1_counter [16]),
	.datab(\COMP_VGA|key1_counter [21]),
	.datac(\COMP_VGA|key1_counter [22]),
	.datad(\COMP_VGA|key1_counter [17]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~1 .lut_mask = 16'h7FFF;
defparam \COMP_VGA|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N14
cycloneive_lcell_comb \COMP_VGA|Equal11~4 (
// Equation(s):
// \COMP_VGA|Equal11~4_combout  = (\COMP_VGA|Equal11~3_combout ) # ((\COMP_VGA|Equal11~0_combout ) # ((\COMP_VGA|Equal11~2_combout ) # (\COMP_VGA|Equal11~1_combout )))

	.dataa(\COMP_VGA|Equal11~3_combout ),
	.datab(\COMP_VGA|Equal11~0_combout ),
	.datac(\COMP_VGA|Equal11~2_combout ),
	.datad(\COMP_VGA|Equal11~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal11~4 .lut_mask = 16'hFFFE;
defparam \COMP_VGA|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode[2]~1 (
// Equation(s):
// \COMP_VGA|vga_dis_mode[2]~1_combout  = ((!\COMP_VGA|Equal11~6_combout  & (!\COMP_VGA|Equal11~5_combout  & !\COMP_VGA|Equal11~4_combout ))) # (!\RESET~input_o )

	.dataa(\RESET~input_o ),
	.datab(\COMP_VGA|Equal11~6_combout ),
	.datac(\COMP_VGA|Equal11~5_combout ),
	.datad(\COMP_VGA|Equal11~4_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[2]~1 .lut_mask = 16'h5557;
defparam \COMP_VGA|vga_dis_mode[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \COMP_VGA|vga_dis_mode[0] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_dis_mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_VGA|vga_dis_mode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_dis_mode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[0] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_dis_mode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \COMP_VGA|vga_b_reg[0]~40 (
// Equation(s):
// \COMP_VGA|vga_b_reg[0]~40_combout  = (!\COMP_VGA|vga_dis_mode [3] & \COMP_VGA|vga_dis_mode [0])

	.dataa(gnd),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_dis_mode [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[0]~40 .lut_mask = 16'h3030;
defparam \COMP_VGA|vga_b_reg[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode~5 (
// Equation(s):
// \COMP_VGA|vga_dis_mode~5_combout  = (\COMP_VGA|vga_dis_mode[2]~2_combout  & (\COMP_VGA|vga_dis_mode [0] $ (\COMP_VGA|vga_dis_mode [1])))

	.dataa(\COMP_VGA|vga_dis_mode[2]~2_combout ),
	.datab(\COMP_VGA|vga_dis_mode [0]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode~5 .lut_mask = 16'h2828;
defparam \COMP_VGA|vga_dis_mode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \COMP_VGA|vga_dis_mode[1] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_dis_mode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_VGA|vga_dis_mode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_dis_mode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[1] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_dis_mode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \COMP_VGA|Add4~1 (
// Equation(s):
// \COMP_VGA|Add4~1_combout  = \COMP_VGA|vga_dis_mode [2] $ (((!\COMP_VGA|vga_dis_mode [1]) # (!\COMP_VGA|vga_dis_mode [0])))

	.dataa(gnd),
	.datab(\COMP_VGA|vga_dis_mode [0]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add4~1 .lut_mask = 16'hC30F;
defparam \COMP_VGA|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode~4 (
// Equation(s):
// \COMP_VGA|vga_dis_mode~4_combout  = (\RESET~input_o  & ((!\COMP_VGA|Add4~1_combout ) # (!\COMP_VGA|vga_dis_mode[2]~2_combout )))

	.dataa(\COMP_VGA|vga_dis_mode[2]~2_combout ),
	.datab(\RESET~input_o ),
	.datac(gnd),
	.datad(\COMP_VGA|Add4~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode~4 .lut_mask = 16'h44CC;
defparam \COMP_VGA|vga_dis_mode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \COMP_VGA|vga_dis_mode[2] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_dis_mode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_VGA|vga_dis_mode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_dis_mode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[2] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_dis_mode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode[2]~2 (
// Equation(s):
// \COMP_VGA|vga_dis_mode[2]~2_combout  = (\RESET~input_o  & (((\COMP_VGA|vga_dis_mode [2]) # (\COMP_VGA|vga_dis_mode [1])) # (!\COMP_VGA|vga_b_reg[0]~40_combout )))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\RESET~input_o ),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[2]~2 .lut_mask = 16'hCCC4;
defparam \COMP_VGA|vga_dis_mode[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \COMP_VGA|Add4~0 (
// Equation(s):
// \COMP_VGA|Add4~0_combout  = \COMP_VGA|vga_dis_mode [3] $ ((((\COMP_VGA|vga_dis_mode [2]) # (!\COMP_VGA|vga_dis_mode [1])) # (!\COMP_VGA|vga_dis_mode [0])))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add4~0 .lut_mask = 16'h2D0F;
defparam \COMP_VGA|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \COMP_VGA|vga_dis_mode~3 (
// Equation(s):
// \COMP_VGA|vga_dis_mode~3_combout  = (\RESET~input_o  & ((!\COMP_VGA|Add4~0_combout ) # (!\COMP_VGA|vga_dis_mode[2]~2_combout )))

	.dataa(\COMP_VGA|vga_dis_mode[2]~2_combout ),
	.datab(\RESET~input_o ),
	.datac(gnd),
	.datad(\COMP_VGA|Add4~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_dis_mode~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode~3 .lut_mask = 16'h44CC;
defparam \COMP_VGA|vga_dis_mode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \COMP_VGA|vga_dis_mode[3] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_dis_mode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_VGA|vga_dis_mode[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_dis_mode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_dis_mode[3] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_dis_mode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneive_lcell_comb \COMP_VGA|Equal0~1 (
// Equation(s):
// \COMP_VGA|Equal0~1_combout  = (\COMP_VGA|Equal0~0_combout ) # (!\COMP_VGA|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|Equal0~0_combout ),
	.datad(\COMP_VGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal0~1 .lut_mask = 16'hF0FF;
defparam \COMP_VGA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \COMP_VGA|Add1~1 (
// Equation(s):
// \COMP_VGA|Add1~1_combout  = (\COMP_VGA|Equal0~1_combout  & (\COMP_VGA|y_cnt [0] & VCC)) # (!\COMP_VGA|Equal0~1_combout  & (\COMP_VGA|y_cnt [0] $ (VCC)))
// \COMP_VGA|Add1~2  = CARRY((!\COMP_VGA|Equal0~1_combout  & \COMP_VGA|y_cnt [0]))

	.dataa(\COMP_VGA|Equal0~1_combout ),
	.datab(\COMP_VGA|y_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~1_combout ),
	.cout(\COMP_VGA|Add1~2 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~1 .lut_mask = 16'h9944;
defparam \COMP_VGA|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \COMP_VGA|Add1~30 (
// Equation(s):
// \COMP_VGA|Add1~30_combout  = (\COMP_VGA|Add1~1_combout ) # (!\COMP_VGA|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|Add1~1_combout ),
	.datad(\COMP_VGA|Add1~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~30 .lut_mask = 16'hF0FF;
defparam \COMP_VGA|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \COMP_VGA|y_cnt[0] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[0] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \COMP_VGA|Add1~3 (
// Equation(s):
// \COMP_VGA|Add1~3_combout  = (\COMP_VGA|y_cnt [1] & (!\COMP_VGA|Add1~2 )) # (!\COMP_VGA|y_cnt [1] & ((\COMP_VGA|Add1~2 ) # (GND)))
// \COMP_VGA|Add1~4  = CARRY((!\COMP_VGA|Add1~2 ) # (!\COMP_VGA|y_cnt [1]))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~2 ),
	.combout(\COMP_VGA|Add1~3_combout ),
	.cout(\COMP_VGA|Add1~4 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~3 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \COMP_VGA|Add1~8 (
// Equation(s):
// \COMP_VGA|Add1~8_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|Add1~0_combout ),
	.datad(\COMP_VGA|Add1~3_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~8 .lut_mask = 16'hF000;
defparam \COMP_VGA|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \COMP_VGA|y_cnt[1] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[1] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \COMP_VGA|Add1~5 (
// Equation(s):
// \COMP_VGA|Add1~5_combout  = (\COMP_VGA|y_cnt [2] & (\COMP_VGA|Add1~4  $ (GND))) # (!\COMP_VGA|y_cnt [2] & (!\COMP_VGA|Add1~4  & VCC))
// \COMP_VGA|Add1~6  = CARRY((\COMP_VGA|y_cnt [2] & !\COMP_VGA|Add1~4 ))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~4 ),
	.combout(\COMP_VGA|Add1~5_combout ),
	.cout(\COMP_VGA|Add1~6 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~5 .lut_mask = 16'hC30C;
defparam \COMP_VGA|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \COMP_VGA|Add1~7 (
// Equation(s):
// \COMP_VGA|Add1~7_combout  = (\COMP_VGA|Add1~5_combout  & \COMP_VGA|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|Add1~5_combout ),
	.datad(\COMP_VGA|Add1~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~7 .lut_mask = 16'hF000;
defparam \COMP_VGA|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \COMP_VGA|y_cnt[2] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[2] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \COMP_VGA|Add1~9 (
// Equation(s):
// \COMP_VGA|Add1~9_combout  = (\COMP_VGA|y_cnt [3] & (!\COMP_VGA|Add1~6 )) # (!\COMP_VGA|y_cnt [3] & ((\COMP_VGA|Add1~6 ) # (GND)))
// \COMP_VGA|Add1~10  = CARRY((!\COMP_VGA|Add1~6 ) # (!\COMP_VGA|y_cnt [3]))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~6 ),
	.combout(\COMP_VGA|Add1~9_combout ),
	.cout(\COMP_VGA|Add1~10 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~9 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \COMP_VGA|Add1~21 (
// Equation(s):
// \COMP_VGA|Add1~21_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~9_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~9_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~21 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \COMP_VGA|y_cnt[3] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[3] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \COMP_VGA|Add1~11 (
// Equation(s):
// \COMP_VGA|Add1~11_combout  = (\COMP_VGA|y_cnt [4] & (\COMP_VGA|Add1~10  $ (GND))) # (!\COMP_VGA|y_cnt [4] & (!\COMP_VGA|Add1~10  & VCC))
// \COMP_VGA|Add1~12  = CARRY((\COMP_VGA|y_cnt [4] & !\COMP_VGA|Add1~10 ))

	.dataa(\COMP_VGA|y_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~10 ),
	.combout(\COMP_VGA|Add1~11_combout ),
	.cout(\COMP_VGA|Add1~12 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~11 .lut_mask = 16'hA50A;
defparam \COMP_VGA|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \COMP_VGA|Add1~22 (
// Equation(s):
// \COMP_VGA|Add1~22_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~11_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~22 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \COMP_VGA|y_cnt[4] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[4] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \COMP_VGA|Add1~13 (
// Equation(s):
// \COMP_VGA|Add1~13_combout  = (\COMP_VGA|y_cnt [5] & (!\COMP_VGA|Add1~12 )) # (!\COMP_VGA|y_cnt [5] & ((\COMP_VGA|Add1~12 ) # (GND)))
// \COMP_VGA|Add1~14  = CARRY((!\COMP_VGA|Add1~12 ) # (!\COMP_VGA|y_cnt [5]))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~12 ),
	.combout(\COMP_VGA|Add1~13_combout ),
	.cout(\COMP_VGA|Add1~14 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~13 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \COMP_VGA|Add1~15 (
// Equation(s):
// \COMP_VGA|Add1~15_combout  = (\COMP_VGA|y_cnt [6] & (\COMP_VGA|Add1~14  $ (GND))) # (!\COMP_VGA|y_cnt [6] & (!\COMP_VGA|Add1~14  & VCC))
// \COMP_VGA|Add1~16  = CARRY((\COMP_VGA|y_cnt [6] & !\COMP_VGA|Add1~14 ))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~14 ),
	.combout(\COMP_VGA|Add1~15_combout ),
	.cout(\COMP_VGA|Add1~16 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~15 .lut_mask = 16'hC30C;
defparam \COMP_VGA|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \COMP_VGA|Add1~17 (
// Equation(s):
// \COMP_VGA|Add1~17_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~15_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~15_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~17 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \COMP_VGA|y_cnt[6] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[6] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \COMP_VGA|Add1~18 (
// Equation(s):
// \COMP_VGA|Add1~18_combout  = (\COMP_VGA|y_cnt [7] & (!\COMP_VGA|Add1~16 )) # (!\COMP_VGA|y_cnt [7] & ((\COMP_VGA|Add1~16 ) # (GND)))
// \COMP_VGA|Add1~19  = CARRY((!\COMP_VGA|Add1~16 ) # (!\COMP_VGA|y_cnt [7]))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~16 ),
	.combout(\COMP_VGA|Add1~18_combout ),
	.cout(\COMP_VGA|Add1~19 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~18 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \COMP_VGA|Add1~20 (
// Equation(s):
// \COMP_VGA|Add1~20_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~18_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~18_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~20 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \COMP_VGA|y_cnt[7] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[7] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \COMP_VGA|Add1~24 (
// Equation(s):
// \COMP_VGA|Add1~24_combout  = (\COMP_VGA|y_cnt [8] & (\COMP_VGA|Add1~19  $ (GND))) # (!\COMP_VGA|y_cnt [8] & (!\COMP_VGA|Add1~19  & VCC))
// \COMP_VGA|Add1~25  = CARRY((\COMP_VGA|y_cnt [8] & !\COMP_VGA|Add1~19 ))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add1~19 ),
	.combout(\COMP_VGA|Add1~24_combout ),
	.cout(\COMP_VGA|Add1~25 ));
// synopsys translate_off
defparam \COMP_VGA|Add1~24 .lut_mask = 16'hC30C;
defparam \COMP_VGA|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \COMP_VGA|Add1~26 (
// Equation(s):
// \COMP_VGA|Add1~26_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~24_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~24_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~26 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \COMP_VGA|y_cnt[8] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[8] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \COMP_VGA|Add1~27 (
// Equation(s):
// \COMP_VGA|Add1~27_combout  = \COMP_VGA|Add1~25  $ (\COMP_VGA|y_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|y_cnt [9]),
	.cin(\COMP_VGA|Add1~25 ),
	.combout(\COMP_VGA|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~27 .lut_mask = 16'h0FF0;
defparam \COMP_VGA|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \COMP_VGA|Add1~29 (
// Equation(s):
// \COMP_VGA|Add1~29_combout  = (\COMP_VGA|Add1~27_combout  & \COMP_VGA|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|Add1~27_combout ),
	.datad(\COMP_VGA|Add1~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~29 .lut_mask = 16'hF000;
defparam \COMP_VGA|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \COMP_VGA|y_cnt[9] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[9] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \COMP_VGA|always0~0 (
// Equation(s):
// \COMP_VGA|always0~0_combout  = (!\COMP_VGA|y_cnt [6] & !\COMP_VGA|y_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|y_cnt [6]),
	.datad(\COMP_VGA|y_cnt [7]),
	.cin(gnd),
	.combout(\COMP_VGA|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~0 .lut_mask = 16'h000F;
defparam \COMP_VGA|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \COMP_VGA|Equal5~0 (
// Equation(s):
// \COMP_VGA|Equal5~0_combout  = (!\COMP_VGA|y_cnt [4] & (!\COMP_VGA|y_cnt [3] & (\COMP_VGA|always0~0_combout  & \COMP_VGA|y_cnt [1])))

	.dataa(\COMP_VGA|y_cnt [4]),
	.datab(\COMP_VGA|y_cnt [3]),
	.datac(\COMP_VGA|always0~0_combout ),
	.datad(\COMP_VGA|y_cnt [1]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal5~0 .lut_mask = 16'h1000;
defparam \COMP_VGA|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \COMP_VGA|Equal5~1 (
// Equation(s):
// \COMP_VGA|Equal5~1_combout  = (\COMP_VGA|y_cnt [8] & (\COMP_VGA|y_cnt [5] & (\COMP_VGA|y_cnt [9] & \COMP_VGA|Equal5~0_combout )))

	.dataa(\COMP_VGA|y_cnt [8]),
	.datab(\COMP_VGA|y_cnt [5]),
	.datac(\COMP_VGA|y_cnt [9]),
	.datad(\COMP_VGA|Equal5~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal5~1 .lut_mask = 16'h8000;
defparam \COMP_VGA|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \COMP_VGA|Add1~0 (
// Equation(s):
// \COMP_VGA|Add1~0_combout  = (\RESET~input_o  & (((\COMP_VGA|y_cnt [0]) # (!\COMP_VGA|y_cnt [2])) # (!\COMP_VGA|Equal5~1_combout )))

	.dataa(\COMP_VGA|Equal5~1_combout ),
	.datab(\RESET~input_o ),
	.datac(\COMP_VGA|y_cnt [2]),
	.datad(\COMP_VGA|y_cnt [0]),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~0 .lut_mask = 16'hCC4C;
defparam \COMP_VGA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \COMP_VGA|Add1~23 (
// Equation(s):
// \COMP_VGA|Add1~23_combout  = (\COMP_VGA|Add1~0_combout  & \COMP_VGA|Add1~13_combout )

	.dataa(\COMP_VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_VGA|Add1~13_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add1~23 .lut_mask = 16'hAA00;
defparam \COMP_VGA|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \COMP_VGA|y_cnt[5] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|y_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|y_cnt[5] .is_wysiwyg = "true";
defparam \COMP_VGA|y_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \COMP_VGA|always5~0 (
// Equation(s):
// \COMP_VGA|always5~0_combout  = \COMP_VGA|y_cnt [5] $ (!\COMP_VGA|x_cnt [5])

	.dataa(\COMP_VGA|y_cnt [5]),
	.datab(gnd),
	.datac(\COMP_VGA|x_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always5~0 .lut_mask = 16'hA5A5;
defparam \COMP_VGA|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \COMP_VGA|grid_data_1[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|grid_data_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|grid_data_1[0] .is_wysiwyg = "true";
defparam \COMP_VGA|grid_data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~13 (
// Equation(s):
// \COMP_VGA|vga_b_reg~13_combout  = (\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|x_cnt [2] & ((!\COMP_VGA|vga_dis_mode [2])))) # (!\COMP_VGA|vga_dis_mode [1] & (((\COMP_VGA|grid_data_1 [0]) # (\COMP_VGA|vga_dis_mode [2]))))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|x_cnt [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~13 .lut_mask = 16'h55D8;
defparam \COMP_VGA|vga_b_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~56 (
// Equation(s):
// \COMP_VGA|vga_b_reg~56_combout  = (\COMP_VGA|vga_dis_mode [0] & (\COMP_VGA|vga_dis_mode [3] & \COMP_VGA|vga_b_reg~13_combout ))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_b_reg~13_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~56 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \COMP_VGA|always0~1 (
// Equation(s):
// \COMP_VGA|always0~1_combout  = (!\COMP_VGA|y_cnt [6] & (!\COMP_VGA|y_cnt [8] & (!\COMP_VGA|y_cnt [9] & !\COMP_VGA|y_cnt [7])))

	.dataa(\COMP_VGA|y_cnt [6]),
	.datab(\COMP_VGA|y_cnt [8]),
	.datac(\COMP_VGA|y_cnt [9]),
	.datad(\COMP_VGA|y_cnt [7]),
	.cin(gnd),
	.combout(\COMP_VGA|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~1 .lut_mask = 16'h0001;
defparam \COMP_VGA|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \COMP_VGA|always0~2 (
// Equation(s):
// \COMP_VGA|always0~2_combout  = (!\COMP_VGA|y_cnt [4] & (!\COMP_VGA|y_cnt [2] & !\COMP_VGA|y_cnt [3]))

	.dataa(\COMP_VGA|y_cnt [4]),
	.datab(gnd),
	.datac(\COMP_VGA|y_cnt [2]),
	.datad(\COMP_VGA|y_cnt [3]),
	.cin(gnd),
	.combout(\COMP_VGA|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~2 .lut_mask = 16'h0005;
defparam \COMP_VGA|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \COMP_VGA|always0~3 (
// Equation(s):
// \COMP_VGA|always0~3_combout  = (\COMP_VGA|y_cnt [5] & (((\COMP_VGA|y_cnt [1] & \COMP_VGA|y_cnt [0])) # (!\COMP_VGA|always0~2_combout )))

	.dataa(\COMP_VGA|y_cnt [1]),
	.datab(\COMP_VGA|always0~2_combout ),
	.datac(\COMP_VGA|y_cnt [5]),
	.datad(\COMP_VGA|y_cnt [0]),
	.cin(gnd),
	.combout(\COMP_VGA|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~3 .lut_mask = 16'hB030;
defparam \COMP_VGA|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \COMP_VGA|always0~4 (
// Equation(s):
// \COMP_VGA|always0~4_combout  = (\COMP_VGA|y_cnt [9] & (\COMP_VGA|y_cnt [8] & ((\COMP_VGA|always0~3_combout ) # (!\COMP_VGA|always0~0_combout ))))

	.dataa(\COMP_VGA|y_cnt [9]),
	.datab(\COMP_VGA|y_cnt [8]),
	.datac(\COMP_VGA|always0~0_combout ),
	.datad(\COMP_VGA|always0~3_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~4 .lut_mask = 16'h8808;
defparam \COMP_VGA|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \COMP_VGA|always0~5 (
// Equation(s):
// \COMP_VGA|always0~5_combout  = (!\COMP_VGA|always0~4_combout  & (((\COMP_VGA|y_cnt [5] & !\COMP_VGA|always0~2_combout )) # (!\COMP_VGA|always0~1_combout )))

	.dataa(\COMP_VGA|always0~1_combout ),
	.datab(\COMP_VGA|always0~4_combout ),
	.datac(\COMP_VGA|y_cnt [5]),
	.datad(\COMP_VGA|always0~2_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always0~5 .lut_mask = 16'h1131;
defparam \COMP_VGA|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \COMP_CCD|count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[5] .is_wysiwyg = "true";
defparam \COMP_CCD|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \COMP_CCD|Add1~0 (
// Equation(s):
// \COMP_CCD|Add1~0_combout  = \COMP_CCD|count [0] $ (VCC)
// \COMP_CCD|Add1~1  = CARRY(\COMP_CCD|count [0])

	.dataa(\COMP_CCD|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~0_combout ),
	.cout(\COMP_CCD|Add1~1 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~0 .lut_mask = 16'h55AA;
defparam \COMP_CCD|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \COMP_CCD|Add1~10 (
// Equation(s):
// \COMP_CCD|Add1~10_combout  = (\COMP_CCD|count [5] & (!\COMP_CCD|Add1~9 )) # (!\COMP_CCD|count [5] & ((\COMP_CCD|Add1~9 ) # (GND)))
// \COMP_CCD|Add1~11  = CARRY((!\COMP_CCD|Add1~9 ) # (!\COMP_CCD|count [5]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~9 ),
	.combout(\COMP_CCD|Add1~10_combout ),
	.cout(\COMP_CCD|Add1~11 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~10 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \COMP_CCD|Add1~15 (
// Equation(s):
// \COMP_CCD|Add1~15_combout  = (\COMP_CCD|count [6] & (\COMP_CCD|Add1~11  $ (GND))) # (!\COMP_CCD|count [6] & (!\COMP_CCD|Add1~11  & VCC))
// \COMP_CCD|Add1~16  = CARRY((\COMP_CCD|count [6] & !\COMP_CCD|Add1~11 ))

	.dataa(\COMP_CCD|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~11 ),
	.combout(\COMP_CCD|Add1~15_combout ),
	.cout(\COMP_CCD|Add1~16 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~15 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \COMP_CCD|Add1~73 (
// Equation(s):
// \COMP_CCD|Add1~73_combout  = (\COMP_CCD|Add1~15_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~15_combout ),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~73 .lut_mask = 16'h00CC;
defparam \COMP_CCD|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \COMP_CCD|count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[6] .is_wysiwyg = "true";
defparam \COMP_CCD|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \COMP_CCD|Add1~17 (
// Equation(s):
// \COMP_CCD|Add1~17_combout  = (\COMP_CCD|count [7] & (!\COMP_CCD|Add1~16 )) # (!\COMP_CCD|count [7] & ((\COMP_CCD|Add1~16 ) # (GND)))
// \COMP_CCD|Add1~18  = CARRY((!\COMP_CCD|Add1~16 ) # (!\COMP_CCD|count [7]))

	.dataa(\COMP_CCD|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~16 ),
	.combout(\COMP_CCD|Add1~17_combout ),
	.cout(\COMP_CCD|Add1~18 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~17 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \COMP_CCD|Add1~74 (
// Equation(s):
// \COMP_CCD|Add1~74_combout  = (\COMP_CCD|Add1~17_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~17_combout ),
	.datab(gnd),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~74 .lut_mask = 16'h0A0A;
defparam \COMP_CCD|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \COMP_CCD|count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[7] .is_wysiwyg = "true";
defparam \COMP_CCD|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \COMP_CCD|Add1~19 (
// Equation(s):
// \COMP_CCD|Add1~19_combout  = (\COMP_CCD|count [8] & (\COMP_CCD|Add1~18  $ (GND))) # (!\COMP_CCD|count [8] & (!\COMP_CCD|Add1~18  & VCC))
// \COMP_CCD|Add1~20  = CARRY((\COMP_CCD|count [8] & !\COMP_CCD|Add1~18 ))

	.dataa(\COMP_CCD|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~18 ),
	.combout(\COMP_CCD|Add1~19_combout ),
	.cout(\COMP_CCD|Add1~20 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~19 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \COMP_CCD|Add1~75 (
// Equation(s):
// \COMP_CCD|Add1~75_combout  = (\COMP_CCD|Add1~19_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~19_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~75 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \COMP_CCD|count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[8] .is_wysiwyg = "true";
defparam \COMP_CCD|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \COMP_CCD|Add1~21 (
// Equation(s):
// \COMP_CCD|Add1~21_combout  = (\COMP_CCD|count [9] & (!\COMP_CCD|Add1~20 )) # (!\COMP_CCD|count [9] & ((\COMP_CCD|Add1~20 ) # (GND)))
// \COMP_CCD|Add1~22  = CARRY((!\COMP_CCD|Add1~20 ) # (!\COMP_CCD|count [9]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~20 ),
	.combout(\COMP_CCD|Add1~21_combout ),
	.cout(\COMP_CCD|Add1~22 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~21 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \COMP_CCD|Add1~23 (
// Equation(s):
// \COMP_CCD|Add1~23_combout  = (\COMP_CCD|Add1~21_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~21_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~23 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \COMP_CCD|count[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[9] .is_wysiwyg = "true";
defparam \COMP_CCD|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \COMP_CCD|Add1~24 (
// Equation(s):
// \COMP_CCD|Add1~24_combout  = (\COMP_CCD|count [10] & (\COMP_CCD|Add1~22  $ (GND))) # (!\COMP_CCD|count [10] & (!\COMP_CCD|Add1~22  & VCC))
// \COMP_CCD|Add1~25  = CARRY((\COMP_CCD|count [10] & !\COMP_CCD|Add1~22 ))

	.dataa(\COMP_CCD|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~22 ),
	.combout(\COMP_CCD|Add1~24_combout ),
	.cout(\COMP_CCD|Add1~25 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~24 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \COMP_CCD|Add1~26 (
// Equation(s):
// \COMP_CCD|Add1~26_combout  = (\COMP_CCD|Add1~24_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~24_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~26 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \COMP_CCD|count[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[10] .is_wysiwyg = "true";
defparam \COMP_CCD|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \COMP_CCD|Add1~27 (
// Equation(s):
// \COMP_CCD|Add1~27_combout  = (\COMP_CCD|count [11] & (!\COMP_CCD|Add1~25 )) # (!\COMP_CCD|count [11] & ((\COMP_CCD|Add1~25 ) # (GND)))
// \COMP_CCD|Add1~28  = CARRY((!\COMP_CCD|Add1~25 ) # (!\COMP_CCD|count [11]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~25 ),
	.combout(\COMP_CCD|Add1~27_combout ),
	.cout(\COMP_CCD|Add1~28 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~27 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \COMP_CCD|Add1~29 (
// Equation(s):
// \COMP_CCD|Add1~29_combout  = (\COMP_CCD|Add1~27_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~29 .lut_mask = 16'h00AA;
defparam \COMP_CCD|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \COMP_CCD|count[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\COMP_CCD|Add1~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[11] .is_wysiwyg = "true";
defparam \COMP_CCD|count[11] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \key_add~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\key_add~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\key_add~inputclkctrl_outclk ));
// synopsys translate_off
defparam \key_add~inputclkctrl .clock_type = "global clock";
defparam \key_add~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \COMP_CCD|freq[0]~0 (
// Equation(s):
// \COMP_CCD|freq[0]~0_combout  = !\COMP_CCD|freq [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|freq [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|freq[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|freq[0]~0 .lut_mask = 16'h0F0F;
defparam \COMP_CCD|freq[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \COMP_CCD|freq[0] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|freq[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[0] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \COMP_CCD|Add0~1 (
// Equation(s):
// \COMP_CCD|Add0~1_cout  = CARRY(\COMP_CCD|freq [0])

	.dataa(\COMP_CCD|freq [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\COMP_CCD|Add0~1_cout ));
// synopsys translate_off
defparam \COMP_CCD|Add0~1 .lut_mask = 16'h00AA;
defparam \COMP_CCD|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \COMP_CCD|Add0~2 (
// Equation(s):
// \COMP_CCD|Add0~2_combout  = (\COMP_CCD|freq [1] & (!\COMP_CCD|Add0~1_cout )) # (!\COMP_CCD|freq [1] & (\COMP_CCD|Add0~1_cout  & VCC))
// \COMP_CCD|Add0~3  = CARRY((\COMP_CCD|freq [1] & !\COMP_CCD|Add0~1_cout ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~1_cout ),
	.combout(\COMP_CCD|Add0~2_combout ),
	.cout(\COMP_CCD|Add0~3 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~2 .lut_mask = 16'h3C0C;
defparam \COMP_CCD|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \COMP_CCD|freq[1]~1 (
// Equation(s):
// \COMP_CCD|freq[1]~1_combout  = !\COMP_CCD|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Add0~2_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|freq[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|freq[1]~1 .lut_mask = 16'h00FF;
defparam \COMP_CCD|freq[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \COMP_CCD|freq[1] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|freq[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[1] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \COMP_CCD|Add0~4 (
// Equation(s):
// \COMP_CCD|Add0~4_combout  = (\COMP_CCD|freq [2] & ((GND) # (!\COMP_CCD|Add0~3 ))) # (!\COMP_CCD|freq [2] & (\COMP_CCD|Add0~3  $ (GND)))
// \COMP_CCD|Add0~5  = CARRY((\COMP_CCD|freq [2]) # (!\COMP_CCD|Add0~3 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~3 ),
	.combout(\COMP_CCD|Add0~4_combout ),
	.cout(\COMP_CCD|Add0~5 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~4 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \COMP_CCD|freq[2] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[2] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \COMP_CCD|Add0~6 (
// Equation(s):
// \COMP_CCD|Add0~6_combout  = (\COMP_CCD|freq [3] & (\COMP_CCD|Add0~5  & VCC)) # (!\COMP_CCD|freq [3] & (!\COMP_CCD|Add0~5 ))
// \COMP_CCD|Add0~7  = CARRY((!\COMP_CCD|freq [3] & !\COMP_CCD|Add0~5 ))

	.dataa(\COMP_CCD|freq [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~5 ),
	.combout(\COMP_CCD|Add0~6_combout ),
	.cout(\COMP_CCD|Add0~7 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~6 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \COMP_CCD|freq[3] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[3] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \COMP_CCD|Add0~8 (
// Equation(s):
// \COMP_CCD|Add0~8_combout  = (\COMP_CCD|freq [4] & (\COMP_CCD|Add0~7  $ (GND))) # (!\COMP_CCD|freq [4] & ((GND) # (!\COMP_CCD|Add0~7 )))
// \COMP_CCD|Add0~9  = CARRY((!\COMP_CCD|Add0~7 ) # (!\COMP_CCD|freq [4]))

	.dataa(\COMP_CCD|freq [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~7 ),
	.combout(\COMP_CCD|Add0~8_combout ),
	.cout(\COMP_CCD|Add0~9 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~8 .lut_mask = 16'hA55F;
defparam \COMP_CCD|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \COMP_CCD|freq[4]~2 (
// Equation(s):
// \COMP_CCD|freq[4]~2_combout  = !\COMP_CCD|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|freq[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|freq[4]~2 .lut_mask = 16'h0F0F;
defparam \COMP_CCD|freq[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \COMP_CCD|freq[4] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|freq[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[4] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \COMP_CCD|Add0~10 (
// Equation(s):
// \COMP_CCD|Add0~10_combout  = (\COMP_CCD|freq [5] & (!\COMP_CCD|Add0~9 )) # (!\COMP_CCD|freq [5] & (\COMP_CCD|Add0~9  & VCC))
// \COMP_CCD|Add0~11  = CARRY((\COMP_CCD|freq [5] & !\COMP_CCD|Add0~9 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~9 ),
	.combout(\COMP_CCD|Add0~10_combout ),
	.cout(\COMP_CCD|Add0~11 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~10 .lut_mask = 16'h3C0C;
defparam \COMP_CCD|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \COMP_CCD|freq[5]~3 (
// Equation(s):
// \COMP_CCD|freq[5]~3_combout  = !\COMP_CCD|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|freq[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|freq[5]~3 .lut_mask = 16'h0F0F;
defparam \COMP_CCD|freq[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \COMP_CCD|freq[5] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|freq[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[5] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \COMP_CCD|Add0~12 (
// Equation(s):
// \COMP_CCD|Add0~12_combout  = (\COMP_CCD|freq [6] & ((GND) # (!\COMP_CCD|Add0~11 ))) # (!\COMP_CCD|freq [6] & (\COMP_CCD|Add0~11  $ (GND)))
// \COMP_CCD|Add0~13  = CARRY((\COMP_CCD|freq [6]) # (!\COMP_CCD|Add0~11 ))

	.dataa(\COMP_CCD|freq [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~11 ),
	.combout(\COMP_CCD|Add0~12_combout ),
	.cout(\COMP_CCD|Add0~13 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~12 .lut_mask = 16'h5AAF;
defparam \COMP_CCD|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \COMP_CCD|freq[6] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[6] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \COMP_CCD|Add0~14 (
// Equation(s):
// \COMP_CCD|Add0~14_combout  = (\COMP_CCD|freq [7] & (\COMP_CCD|Add0~13  & VCC)) # (!\COMP_CCD|freq [7] & (!\COMP_CCD|Add0~13 ))
// \COMP_CCD|Add0~15  = CARRY((!\COMP_CCD|freq [7] & !\COMP_CCD|Add0~13 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~13 ),
	.combout(\COMP_CCD|Add0~14_combout ),
	.cout(\COMP_CCD|Add0~15 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~14 .lut_mask = 16'hC303;
defparam \COMP_CCD|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \COMP_CCD|freq[7] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[7] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \COMP_CCD|Add0~16 (
// Equation(s):
// \COMP_CCD|Add0~16_combout  = (\COMP_CCD|freq [8] & ((GND) # (!\COMP_CCD|Add0~15 ))) # (!\COMP_CCD|freq [8] & (\COMP_CCD|Add0~15  $ (GND)))
// \COMP_CCD|Add0~17  = CARRY((\COMP_CCD|freq [8]) # (!\COMP_CCD|Add0~15 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~15 ),
	.combout(\COMP_CCD|Add0~16_combout ),
	.cout(\COMP_CCD|Add0~17 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~16 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \COMP_CCD|freq[8] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[8] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \COMP_CCD|Add0~18 (
// Equation(s):
// \COMP_CCD|Add0~18_combout  = (\COMP_CCD|freq [9] & (\COMP_CCD|Add0~17  & VCC)) # (!\COMP_CCD|freq [9] & (!\COMP_CCD|Add0~17 ))
// \COMP_CCD|Add0~19  = CARRY((!\COMP_CCD|freq [9] & !\COMP_CCD|Add0~17 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~17 ),
	.combout(\COMP_CCD|Add0~18_combout ),
	.cout(\COMP_CCD|Add0~19 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~18 .lut_mask = 16'hC303;
defparam \COMP_CCD|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \COMP_CCD|freq[9] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[9] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \COMP_CCD|Add0~20 (
// Equation(s):
// \COMP_CCD|Add0~20_combout  = (\COMP_CCD|freq [10] & ((GND) # (!\COMP_CCD|Add0~19 ))) # (!\COMP_CCD|freq [10] & (\COMP_CCD|Add0~19  $ (GND)))
// \COMP_CCD|Add0~21  = CARRY((\COMP_CCD|freq [10]) # (!\COMP_CCD|Add0~19 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~19 ),
	.combout(\COMP_CCD|Add0~20_combout ),
	.cout(\COMP_CCD|Add0~21 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~20 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \COMP_CCD|freq[10] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[10] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \COMP_CCD|Add0~22 (
// Equation(s):
// \COMP_CCD|Add0~22_combout  = (\COMP_CCD|freq [11] & (\COMP_CCD|Add0~21  & VCC)) # (!\COMP_CCD|freq [11] & (!\COMP_CCD|Add0~21 ))
// \COMP_CCD|Add0~23  = CARRY((!\COMP_CCD|freq [11] & !\COMP_CCD|Add0~21 ))

	.dataa(\COMP_CCD|freq [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~21 ),
	.combout(\COMP_CCD|Add0~22_combout ),
	.cout(\COMP_CCD|Add0~23 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~22 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \COMP_CCD|freq[11] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[11] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \COMP_CCD|Equal0~6 (
// Equation(s):
// \COMP_CCD|Equal0~6_combout  = (\COMP_CCD|count [11] & (\COMP_CCD|freq [11] & (\COMP_CCD|count [10] $ (!\COMP_CCD|freq [10])))) # (!\COMP_CCD|count [11] & (!\COMP_CCD|freq [11] & (\COMP_CCD|count [10] $ (!\COMP_CCD|freq [10]))))

	.dataa(\COMP_CCD|count [11]),
	.datab(\COMP_CCD|count [10]),
	.datac(\COMP_CCD|freq [10]),
	.datad(\COMP_CCD|freq [11]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~6 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \COMP_CCD|Equal0~5 (
// Equation(s):
// \COMP_CCD|Equal0~5_combout  = (\COMP_CCD|count [9] & (\COMP_CCD|freq [9] & (\COMP_CCD|count [8] $ (!\COMP_CCD|freq [8])))) # (!\COMP_CCD|count [9] & (!\COMP_CCD|freq [9] & (\COMP_CCD|count [8] $ (!\COMP_CCD|freq [8]))))

	.dataa(\COMP_CCD|count [9]),
	.datab(\COMP_CCD|count [8]),
	.datac(\COMP_CCD|freq [8]),
	.datad(\COMP_CCD|freq [9]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~5 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \COMP_CCD|Add1~30 (
// Equation(s):
// \COMP_CCD|Add1~30_combout  = (\COMP_CCD|count [12] & (\COMP_CCD|Add1~28  $ (GND))) # (!\COMP_CCD|count [12] & (!\COMP_CCD|Add1~28  & VCC))
// \COMP_CCD|Add1~31  = CARRY((\COMP_CCD|count [12] & !\COMP_CCD|Add1~28 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~28 ),
	.combout(\COMP_CCD|Add1~30_combout ),
	.cout(\COMP_CCD|Add1~31 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~30 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \COMP_CCD|Add1~76 (
// Equation(s):
// \COMP_CCD|Add1~76_combout  = (\COMP_CCD|Add1~30_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~30_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~76_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~76 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \COMP_CCD|count[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[12] .is_wysiwyg = "true";
defparam \COMP_CCD|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \COMP_CCD|Add1~32 (
// Equation(s):
// \COMP_CCD|Add1~32_combout  = (\COMP_CCD|count [13] & (!\COMP_CCD|Add1~31 )) # (!\COMP_CCD|count [13] & ((\COMP_CCD|Add1~31 ) # (GND)))
// \COMP_CCD|Add1~33  = CARRY((!\COMP_CCD|Add1~31 ) # (!\COMP_CCD|count [13]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~31 ),
	.combout(\COMP_CCD|Add1~32_combout ),
	.cout(\COMP_CCD|Add1~33 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~32 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \COMP_CCD|Add1~77 (
// Equation(s):
// \COMP_CCD|Add1~77_combout  = (\COMP_CCD|Add1~32_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~32_combout ),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~77 .lut_mask = 16'h00CC;
defparam \COMP_CCD|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \COMP_CCD|count[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[13] .is_wysiwyg = "true";
defparam \COMP_CCD|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \COMP_CCD|Add0~24 (
// Equation(s):
// \COMP_CCD|Add0~24_combout  = (\COMP_CCD|freq [12] & ((GND) # (!\COMP_CCD|Add0~23 ))) # (!\COMP_CCD|freq [12] & (\COMP_CCD|Add0~23  $ (GND)))
// \COMP_CCD|Add0~25  = CARRY((\COMP_CCD|freq [12]) # (!\COMP_CCD|Add0~23 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~23 ),
	.combout(\COMP_CCD|Add0~24_combout ),
	.cout(\COMP_CCD|Add0~25 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~24 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \COMP_CCD|freq[12] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[12] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \COMP_CCD|Add0~26 (
// Equation(s):
// \COMP_CCD|Add0~26_combout  = (\COMP_CCD|freq [13] & (\COMP_CCD|Add0~25  & VCC)) # (!\COMP_CCD|freq [13] & (!\COMP_CCD|Add0~25 ))
// \COMP_CCD|Add0~27  = CARRY((!\COMP_CCD|freq [13] & !\COMP_CCD|Add0~25 ))

	.dataa(\COMP_CCD|freq [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~25 ),
	.combout(\COMP_CCD|Add0~26_combout ),
	.cout(\COMP_CCD|Add0~27 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~26 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \COMP_CCD|freq[13] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[13] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \COMP_CCD|Equal0~7 (
// Equation(s):
// \COMP_CCD|Equal0~7_combout  = (\COMP_CCD|count [12] & (\COMP_CCD|freq [12] & (\COMP_CCD|count [13] $ (!\COMP_CCD|freq [13])))) # (!\COMP_CCD|count [12] & (!\COMP_CCD|freq [12] & (\COMP_CCD|count [13] $ (!\COMP_CCD|freq [13]))))

	.dataa(\COMP_CCD|count [12]),
	.datab(\COMP_CCD|count [13]),
	.datac(\COMP_CCD|freq [13]),
	.datad(\COMP_CCD|freq [12]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~7 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \COMP_CCD|Add1~34 (
// Equation(s):
// \COMP_CCD|Add1~34_combout  = (\COMP_CCD|count [14] & (\COMP_CCD|Add1~33  $ (GND))) # (!\COMP_CCD|count [14] & (!\COMP_CCD|Add1~33  & VCC))
// \COMP_CCD|Add1~35  = CARRY((\COMP_CCD|count [14] & !\COMP_CCD|Add1~33 ))

	.dataa(\COMP_CCD|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~33 ),
	.combout(\COMP_CCD|Add1~34_combout ),
	.cout(\COMP_CCD|Add1~35 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~34 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \COMP_CCD|Add1~78 (
// Equation(s):
// \COMP_CCD|Add1~78_combout  = (\COMP_CCD|Add1~34_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~78 .lut_mask = 16'h00AA;
defparam \COMP_CCD|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \COMP_CCD|count[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[14] .is_wysiwyg = "true";
defparam \COMP_CCD|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \COMP_CCD|Add1~36 (
// Equation(s):
// \COMP_CCD|Add1~36_combout  = (\COMP_CCD|count [15] & (!\COMP_CCD|Add1~35 )) # (!\COMP_CCD|count [15] & ((\COMP_CCD|Add1~35 ) # (GND)))
// \COMP_CCD|Add1~37  = CARRY((!\COMP_CCD|Add1~35 ) # (!\COMP_CCD|count [15]))

	.dataa(\COMP_CCD|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~35 ),
	.combout(\COMP_CCD|Add1~36_combout ),
	.cout(\COMP_CCD|Add1~37 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~36 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \COMP_CCD|Add1~79 (
// Equation(s):
// \COMP_CCD|Add1~79_combout  = (\COMP_CCD|Add1~36_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~36_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~79 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \COMP_CCD|count[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[15] .is_wysiwyg = "true";
defparam \COMP_CCD|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \COMP_CCD|Add0~28 (
// Equation(s):
// \COMP_CCD|Add0~28_combout  = (\COMP_CCD|freq [14] & ((GND) # (!\COMP_CCD|Add0~27 ))) # (!\COMP_CCD|freq [14] & (\COMP_CCD|Add0~27  $ (GND)))
// \COMP_CCD|Add0~29  = CARRY((\COMP_CCD|freq [14]) # (!\COMP_CCD|Add0~27 ))

	.dataa(\COMP_CCD|freq [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~27 ),
	.combout(\COMP_CCD|Add0~28_combout ),
	.cout(\COMP_CCD|Add0~29 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~28 .lut_mask = 16'h5AAF;
defparam \COMP_CCD|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \COMP_CCD|freq[14]~feeder (
// Equation(s):
// \COMP_CCD|freq[14]~feeder_combout  = \COMP_CCD|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Add0~28_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|freq[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|freq[14]~feeder .lut_mask = 16'hFF00;
defparam \COMP_CCD|freq[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \COMP_CCD|freq[14] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|freq[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[14] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \COMP_CCD|Add0~30 (
// Equation(s):
// \COMP_CCD|Add0~30_combout  = (\COMP_CCD|freq [15] & (\COMP_CCD|Add0~29  & VCC)) # (!\COMP_CCD|freq [15] & (!\COMP_CCD|Add0~29 ))
// \COMP_CCD|Add0~31  = CARRY((!\COMP_CCD|freq [15] & !\COMP_CCD|Add0~29 ))

	.dataa(\COMP_CCD|freq [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~29 ),
	.combout(\COMP_CCD|Add0~30_combout ),
	.cout(\COMP_CCD|Add0~31 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~30 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \COMP_CCD|freq[15] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[15] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \COMP_CCD|Equal0~8 (
// Equation(s):
// \COMP_CCD|Equal0~8_combout  = (\COMP_CCD|count [15] & (\COMP_CCD|freq [15] & (\COMP_CCD|count [14] $ (!\COMP_CCD|freq [14])))) # (!\COMP_CCD|count [15] & (!\COMP_CCD|freq [15] & (\COMP_CCD|count [14] $ (!\COMP_CCD|freq [14]))))

	.dataa(\COMP_CCD|count [15]),
	.datab(\COMP_CCD|count [14]),
	.datac(\COMP_CCD|freq [15]),
	.datad(\COMP_CCD|freq [14]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~8 .lut_mask = 16'h8421;
defparam \COMP_CCD|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \COMP_CCD|Equal0~9 (
// Equation(s):
// \COMP_CCD|Equal0~9_combout  = (\COMP_CCD|Equal0~6_combout  & (\COMP_CCD|Equal0~5_combout  & (\COMP_CCD|Equal0~7_combout  & \COMP_CCD|Equal0~8_combout )))

	.dataa(\COMP_CCD|Equal0~6_combout ),
	.datab(\COMP_CCD|Equal0~5_combout ),
	.datac(\COMP_CCD|Equal0~7_combout ),
	.datad(\COMP_CCD|Equal0~8_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~9 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \COMP_CCD|Equal0~0 (
// Equation(s):
// \COMP_CCD|Equal0~0_combout  = (\COMP_CCD|count [0] & (\COMP_CCD|freq [0] & (\COMP_CCD|count [1] $ (\COMP_CCD|freq [1])))) # (!\COMP_CCD|count [0] & (!\COMP_CCD|freq [0] & (\COMP_CCD|count [1] $ (\COMP_CCD|freq [1]))))

	.dataa(\COMP_CCD|count [0]),
	.datab(\COMP_CCD|count [1]),
	.datac(\COMP_CCD|freq [1]),
	.datad(\COMP_CCD|freq [0]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~0 .lut_mask = 16'h2814;
defparam \COMP_CCD|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \COMP_CCD|Equal0~2 (
// Equation(s):
// \COMP_CCD|Equal0~2_combout  = (\COMP_CCD|count [5] & (!\COMP_CCD|freq [5] & (\COMP_CCD|count [4] $ (\COMP_CCD|freq [4])))) # (!\COMP_CCD|count [5] & (\COMP_CCD|freq [5] & (\COMP_CCD|count [4] $ (\COMP_CCD|freq [4]))))

	.dataa(\COMP_CCD|count [5]),
	.datab(\COMP_CCD|count [4]),
	.datac(\COMP_CCD|freq [4]),
	.datad(\COMP_CCD|freq [5]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~2 .lut_mask = 16'h1428;
defparam \COMP_CCD|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \COMP_CCD|Equal0~1 (
// Equation(s):
// \COMP_CCD|Equal0~1_combout  = (\COMP_CCD|freq [2] & (\COMP_CCD|count [2] & (\COMP_CCD|count [3] $ (!\COMP_CCD|freq [3])))) # (!\COMP_CCD|freq [2] & (!\COMP_CCD|count [2] & (\COMP_CCD|count [3] $ (!\COMP_CCD|freq [3]))))

	.dataa(\COMP_CCD|freq [2]),
	.datab(\COMP_CCD|count [2]),
	.datac(\COMP_CCD|count [3]),
	.datad(\COMP_CCD|freq [3]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~1 .lut_mask = 16'h9009;
defparam \COMP_CCD|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \COMP_CCD|Equal0~3 (
// Equation(s):
// \COMP_CCD|Equal0~3_combout  = (\COMP_CCD|count [6] & (\COMP_CCD|freq [6] & (\COMP_CCD|count [7] $ (!\COMP_CCD|freq [7])))) # (!\COMP_CCD|count [6] & (!\COMP_CCD|freq [6] & (\COMP_CCD|count [7] $ (!\COMP_CCD|freq [7]))))

	.dataa(\COMP_CCD|count [6]),
	.datab(\COMP_CCD|count [7]),
	.datac(\COMP_CCD|freq [6]),
	.datad(\COMP_CCD|freq [7]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~3 .lut_mask = 16'h8421;
defparam \COMP_CCD|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \COMP_CCD|Equal0~4 (
// Equation(s):
// \COMP_CCD|Equal0~4_combout  = (\COMP_CCD|Equal0~0_combout  & (\COMP_CCD|Equal0~2_combout  & (\COMP_CCD|Equal0~1_combout  & \COMP_CCD|Equal0~3_combout )))

	.dataa(\COMP_CCD|Equal0~0_combout ),
	.datab(\COMP_CCD|Equal0~2_combout ),
	.datac(\COMP_CCD|Equal0~1_combout ),
	.datad(\COMP_CCD|Equal0~3_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~4 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \COMP_CCD|Add0~32 (
// Equation(s):
// \COMP_CCD|Add0~32_combout  = (\COMP_CCD|freq [16] & ((GND) # (!\COMP_CCD|Add0~31 ))) # (!\COMP_CCD|freq [16] & (\COMP_CCD|Add0~31  $ (GND)))
// \COMP_CCD|Add0~33  = CARRY((\COMP_CCD|freq [16]) # (!\COMP_CCD|Add0~31 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~31 ),
	.combout(\COMP_CCD|Add0~32_combout ),
	.cout(\COMP_CCD|Add0~33 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~32 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \COMP_CCD|freq[16] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[16] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \COMP_CCD|Add0~34 (
// Equation(s):
// \COMP_CCD|Add0~34_combout  = (\COMP_CCD|freq [17] & (\COMP_CCD|Add0~33  & VCC)) # (!\COMP_CCD|freq [17] & (!\COMP_CCD|Add0~33 ))
// \COMP_CCD|Add0~35  = CARRY((!\COMP_CCD|freq [17] & !\COMP_CCD|Add0~33 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~33 ),
	.combout(\COMP_CCD|Add0~34_combout ),
	.cout(\COMP_CCD|Add0~35 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~34 .lut_mask = 16'hC303;
defparam \COMP_CCD|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \COMP_CCD|freq[17] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[17] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \COMP_CCD|Add0~36 (
// Equation(s):
// \COMP_CCD|Add0~36_combout  = (\COMP_CCD|freq [18] & ((GND) # (!\COMP_CCD|Add0~35 ))) # (!\COMP_CCD|freq [18] & (\COMP_CCD|Add0~35  $ (GND)))
// \COMP_CCD|Add0~37  = CARRY((\COMP_CCD|freq [18]) # (!\COMP_CCD|Add0~35 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~35 ),
	.combout(\COMP_CCD|Add0~36_combout ),
	.cout(\COMP_CCD|Add0~37 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~36 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \COMP_CCD|freq[18] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[18] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \COMP_CCD|Add1~38 (
// Equation(s):
// \COMP_CCD|Add1~38_combout  = (\COMP_CCD|count [16] & (\COMP_CCD|Add1~37  $ (GND))) # (!\COMP_CCD|count [16] & (!\COMP_CCD|Add1~37  & VCC))
// \COMP_CCD|Add1~39  = CARRY((\COMP_CCD|count [16] & !\COMP_CCD|Add1~37 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~37 ),
	.combout(\COMP_CCD|Add1~38_combout ),
	.cout(\COMP_CCD|Add1~39 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~38 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \COMP_CCD|Add1~80 (
// Equation(s):
// \COMP_CCD|Add1~80_combout  = (\COMP_CCD|Add1~38_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~38_combout ),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~80 .lut_mask = 16'h00CC;
defparam \COMP_CCD|Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \COMP_CCD|count[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[16] .is_wysiwyg = "true";
defparam \COMP_CCD|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \COMP_CCD|Add1~40 (
// Equation(s):
// \COMP_CCD|Add1~40_combout  = (\COMP_CCD|count [17] & (!\COMP_CCD|Add1~39 )) # (!\COMP_CCD|count [17] & ((\COMP_CCD|Add1~39 ) # (GND)))
// \COMP_CCD|Add1~41  = CARRY((!\COMP_CCD|Add1~39 ) # (!\COMP_CCD|count [17]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~39 ),
	.combout(\COMP_CCD|Add1~40_combout ),
	.cout(\COMP_CCD|Add1~41 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~40 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \COMP_CCD|Add1~81 (
// Equation(s):
// \COMP_CCD|Add1~81_combout  = (\COMP_CCD|Add1~40_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~40_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~81 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \COMP_CCD|count[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[17] .is_wysiwyg = "true";
defparam \COMP_CCD|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \COMP_CCD|Add1~42 (
// Equation(s):
// \COMP_CCD|Add1~42_combout  = (\COMP_CCD|count [18] & (\COMP_CCD|Add1~41  $ (GND))) # (!\COMP_CCD|count [18] & (!\COMP_CCD|Add1~41  & VCC))
// \COMP_CCD|Add1~43  = CARRY((\COMP_CCD|count [18] & !\COMP_CCD|Add1~41 ))

	.dataa(\COMP_CCD|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~41 ),
	.combout(\COMP_CCD|Add1~42_combout ),
	.cout(\COMP_CCD|Add1~43 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~42 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \COMP_CCD|Add1~82 (
// Equation(s):
// \COMP_CCD|Add1~82_combout  = (\COMP_CCD|Add1~42_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~42_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~82 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \COMP_CCD|count[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[18] .is_wysiwyg = "true";
defparam \COMP_CCD|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \COMP_CCD|Add1~44 (
// Equation(s):
// \COMP_CCD|Add1~44_combout  = (\COMP_CCD|count [19] & (!\COMP_CCD|Add1~43 )) # (!\COMP_CCD|count [19] & ((\COMP_CCD|Add1~43 ) # (GND)))
// \COMP_CCD|Add1~45  = CARRY((!\COMP_CCD|Add1~43 ) # (!\COMP_CCD|count [19]))

	.dataa(\COMP_CCD|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~43 ),
	.combout(\COMP_CCD|Add1~44_combout ),
	.cout(\COMP_CCD|Add1~45 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~44 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \COMP_CCD|Add1~83 (
// Equation(s):
// \COMP_CCD|Add1~83_combout  = (\COMP_CCD|Add1~44_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~44_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~83 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \COMP_CCD|count[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[19] .is_wysiwyg = "true";
defparam \COMP_CCD|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \COMP_CCD|Add0~38 (
// Equation(s):
// \COMP_CCD|Add0~38_combout  = (\COMP_CCD|freq [19] & (\COMP_CCD|Add0~37  & VCC)) # (!\COMP_CCD|freq [19] & (!\COMP_CCD|Add0~37 ))
// \COMP_CCD|Add0~39  = CARRY((!\COMP_CCD|freq [19] & !\COMP_CCD|Add0~37 ))

	.dataa(\COMP_CCD|freq [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~37 ),
	.combout(\COMP_CCD|Add0~38_combout ),
	.cout(\COMP_CCD|Add0~39 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~38 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \COMP_CCD|freq[19] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[19] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \COMP_CCD|Equal0~11 (
// Equation(s):
// \COMP_CCD|Equal0~11_combout  = (\COMP_CCD|freq [18] & (\COMP_CCD|count [18] & (\COMP_CCD|count [19] $ (!\COMP_CCD|freq [19])))) # (!\COMP_CCD|freq [18] & (!\COMP_CCD|count [18] & (\COMP_CCD|count [19] $ (!\COMP_CCD|freq [19]))))

	.dataa(\COMP_CCD|freq [18]),
	.datab(\COMP_CCD|count [19]),
	.datac(\COMP_CCD|count [18]),
	.datad(\COMP_CCD|freq [19]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~11 .lut_mask = 16'h8421;
defparam \COMP_CCD|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \COMP_CCD|Equal0~10 (
// Equation(s):
// \COMP_CCD|Equal0~10_combout  = (\COMP_CCD|count [17] & (\COMP_CCD|freq [17] & (\COMP_CCD|count [16] $ (!\COMP_CCD|freq [16])))) # (!\COMP_CCD|count [17] & (!\COMP_CCD|freq [17] & (\COMP_CCD|count [16] $ (!\COMP_CCD|freq [16]))))

	.dataa(\COMP_CCD|count [17]),
	.datab(\COMP_CCD|count [16]),
	.datac(\COMP_CCD|freq [16]),
	.datad(\COMP_CCD|freq [17]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~10 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \COMP_CCD|Add1~46 (
// Equation(s):
// \COMP_CCD|Add1~46_combout  = (\COMP_CCD|count [20] & (\COMP_CCD|Add1~45  $ (GND))) # (!\COMP_CCD|count [20] & (!\COMP_CCD|Add1~45  & VCC))
// \COMP_CCD|Add1~47  = CARRY((\COMP_CCD|count [20] & !\COMP_CCD|Add1~45 ))

	.dataa(\COMP_CCD|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~45 ),
	.combout(\COMP_CCD|Add1~46_combout ),
	.cout(\COMP_CCD|Add1~47 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~46 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \COMP_CCD|Add1~84 (
// Equation(s):
// \COMP_CCD|Add1~84_combout  = (\COMP_CCD|Add1~46_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~84_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~84 .lut_mask = 16'h00AA;
defparam \COMP_CCD|Add1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \COMP_CCD|count[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[20] .is_wysiwyg = "true";
defparam \COMP_CCD|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \COMP_CCD|Add1~48 (
// Equation(s):
// \COMP_CCD|Add1~48_combout  = (\COMP_CCD|count [21] & (!\COMP_CCD|Add1~47 )) # (!\COMP_CCD|count [21] & ((\COMP_CCD|Add1~47 ) # (GND)))
// \COMP_CCD|Add1~49  = CARRY((!\COMP_CCD|Add1~47 ) # (!\COMP_CCD|count [21]))

	.dataa(\COMP_CCD|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~47 ),
	.combout(\COMP_CCD|Add1~48_combout ),
	.cout(\COMP_CCD|Add1~49 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~48 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \COMP_CCD|Add1~85 (
// Equation(s):
// \COMP_CCD|Add1~85_combout  = (\COMP_CCD|Add1~48_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~48_combout ),
	.datab(gnd),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~85 .lut_mask = 16'h0A0A;
defparam \COMP_CCD|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \COMP_CCD|count[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[21] .is_wysiwyg = "true";
defparam \COMP_CCD|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \COMP_CCD|Add0~40 (
// Equation(s):
// \COMP_CCD|Add0~40_combout  = (\COMP_CCD|freq [20] & ((GND) # (!\COMP_CCD|Add0~39 ))) # (!\COMP_CCD|freq [20] & (\COMP_CCD|Add0~39  $ (GND)))
// \COMP_CCD|Add0~41  = CARRY((\COMP_CCD|freq [20]) # (!\COMP_CCD|Add0~39 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~39 ),
	.combout(\COMP_CCD|Add0~40_combout ),
	.cout(\COMP_CCD|Add0~41 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~40 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \COMP_CCD|freq[20] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[20] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \COMP_CCD|Add0~42 (
// Equation(s):
// \COMP_CCD|Add0~42_combout  = (\COMP_CCD|freq [21] & (\COMP_CCD|Add0~41  & VCC)) # (!\COMP_CCD|freq [21] & (!\COMP_CCD|Add0~41 ))
// \COMP_CCD|Add0~43  = CARRY((!\COMP_CCD|freq [21] & !\COMP_CCD|Add0~41 ))

	.dataa(\COMP_CCD|freq [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~41 ),
	.combout(\COMP_CCD|Add0~42_combout ),
	.cout(\COMP_CCD|Add0~43 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~42 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \COMP_CCD|freq[21] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[21] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \COMP_CCD|Equal0~12 (
// Equation(s):
// \COMP_CCD|Equal0~12_combout  = (\COMP_CCD|count [21] & (\COMP_CCD|freq [21] & (\COMP_CCD|count [20] $ (!\COMP_CCD|freq [20])))) # (!\COMP_CCD|count [21] & (!\COMP_CCD|freq [21] & (\COMP_CCD|count [20] $ (!\COMP_CCD|freq [20]))))

	.dataa(\COMP_CCD|count [21]),
	.datab(\COMP_CCD|count [20]),
	.datac(\COMP_CCD|freq [20]),
	.datad(\COMP_CCD|freq [21]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~12 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \COMP_CCD|Add1~50 (
// Equation(s):
// \COMP_CCD|Add1~50_combout  = (\COMP_CCD|count [22] & (\COMP_CCD|Add1~49  $ (GND))) # (!\COMP_CCD|count [22] & (!\COMP_CCD|Add1~49  & VCC))
// \COMP_CCD|Add1~51  = CARRY((\COMP_CCD|count [22] & !\COMP_CCD|Add1~49 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~49 ),
	.combout(\COMP_CCD|Add1~50_combout ),
	.cout(\COMP_CCD|Add1~51 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~50 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \COMP_CCD|Add1~86 (
// Equation(s):
// \COMP_CCD|Add1~86_combout  = (\COMP_CCD|Add1~50_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~50_combout ),
	.datab(gnd),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~86 .lut_mask = 16'h0A0A;
defparam \COMP_CCD|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \COMP_CCD|count[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[22] .is_wysiwyg = "true";
defparam \COMP_CCD|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \COMP_CCD|Add1~52 (
// Equation(s):
// \COMP_CCD|Add1~52_combout  = (\COMP_CCD|count [23] & (!\COMP_CCD|Add1~51 )) # (!\COMP_CCD|count [23] & ((\COMP_CCD|Add1~51 ) # (GND)))
// \COMP_CCD|Add1~53  = CARRY((!\COMP_CCD|Add1~51 ) # (!\COMP_CCD|count [23]))

	.dataa(\COMP_CCD|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~51 ),
	.combout(\COMP_CCD|Add1~52_combout ),
	.cout(\COMP_CCD|Add1~53 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~52 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \COMP_CCD|Add1~87 (
// Equation(s):
// \COMP_CCD|Add1~87_combout  = (\COMP_CCD|Add1~52_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~52_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~87_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~87 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \COMP_CCD|count[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[23] .is_wysiwyg = "true";
defparam \COMP_CCD|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \COMP_CCD|Add0~44 (
// Equation(s):
// \COMP_CCD|Add0~44_combout  = (\COMP_CCD|freq [22] & ((GND) # (!\COMP_CCD|Add0~43 ))) # (!\COMP_CCD|freq [22] & (\COMP_CCD|Add0~43  $ (GND)))
// \COMP_CCD|Add0~45  = CARRY((\COMP_CCD|freq [22]) # (!\COMP_CCD|Add0~43 ))

	.dataa(\COMP_CCD|freq [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~43 ),
	.combout(\COMP_CCD|Add0~44_combout ),
	.cout(\COMP_CCD|Add0~45 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~44 .lut_mask = 16'h5AAF;
defparam \COMP_CCD|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \COMP_CCD|freq[22] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[22] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \COMP_CCD|Add0~46 (
// Equation(s):
// \COMP_CCD|Add0~46_combout  = (\COMP_CCD|freq [23] & (\COMP_CCD|Add0~45  & VCC)) # (!\COMP_CCD|freq [23] & (!\COMP_CCD|Add0~45 ))
// \COMP_CCD|Add0~47  = CARRY((!\COMP_CCD|freq [23] & !\COMP_CCD|Add0~45 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~45 ),
	.combout(\COMP_CCD|Add0~46_combout ),
	.cout(\COMP_CCD|Add0~47 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~46 .lut_mask = 16'hC303;
defparam \COMP_CCD|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \COMP_CCD|freq[23] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[23] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \COMP_CCD|Equal0~13 (
// Equation(s):
// \COMP_CCD|Equal0~13_combout  = (\COMP_CCD|count [22] & (\COMP_CCD|freq [22] & (\COMP_CCD|count [23] $ (!\COMP_CCD|freq [23])))) # (!\COMP_CCD|count [22] & (!\COMP_CCD|freq [22] & (\COMP_CCD|count [23] $ (!\COMP_CCD|freq [23]))))

	.dataa(\COMP_CCD|count [22]),
	.datab(\COMP_CCD|count [23]),
	.datac(\COMP_CCD|freq [23]),
	.datad(\COMP_CCD|freq [22]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~13 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \COMP_CCD|Equal0~14 (
// Equation(s):
// \COMP_CCD|Equal0~14_combout  = (\COMP_CCD|Equal0~11_combout  & (\COMP_CCD|Equal0~10_combout  & (\COMP_CCD|Equal0~12_combout  & \COMP_CCD|Equal0~13_combout )))

	.dataa(\COMP_CCD|Equal0~11_combout ),
	.datab(\COMP_CCD|Equal0~10_combout ),
	.datac(\COMP_CCD|Equal0~12_combout ),
	.datad(\COMP_CCD|Equal0~13_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~14 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \COMP_CCD|Add1~54 (
// Equation(s):
// \COMP_CCD|Add1~54_combout  = (\COMP_CCD|count [24] & (\COMP_CCD|Add1~53  $ (GND))) # (!\COMP_CCD|count [24] & (!\COMP_CCD|Add1~53  & VCC))
// \COMP_CCD|Add1~55  = CARRY((\COMP_CCD|count [24] & !\COMP_CCD|Add1~53 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~53 ),
	.combout(\COMP_CCD|Add1~54_combout ),
	.cout(\COMP_CCD|Add1~55 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~54 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \COMP_CCD|Add1~88 (
// Equation(s):
// \COMP_CCD|Add1~88_combout  = (\COMP_CCD|Add1~54_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~54_combout ),
	.datab(gnd),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~88 .lut_mask = 16'h0A0A;
defparam \COMP_CCD|Add1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \COMP_CCD|count[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[24] .is_wysiwyg = "true";
defparam \COMP_CCD|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \COMP_CCD|Add1~56 (
// Equation(s):
// \COMP_CCD|Add1~56_combout  = (\COMP_CCD|count [25] & (!\COMP_CCD|Add1~55 )) # (!\COMP_CCD|count [25] & ((\COMP_CCD|Add1~55 ) # (GND)))
// \COMP_CCD|Add1~57  = CARRY((!\COMP_CCD|Add1~55 ) # (!\COMP_CCD|count [25]))

	.dataa(\COMP_CCD|count [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~55 ),
	.combout(\COMP_CCD|Add1~56_combout ),
	.cout(\COMP_CCD|Add1~57 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~56 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \COMP_CCD|Add1~89 (
// Equation(s):
// \COMP_CCD|Add1~89_combout  = (\COMP_CCD|Add1~56_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~56_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~89 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \COMP_CCD|count[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[25] .is_wysiwyg = "true";
defparam \COMP_CCD|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \COMP_CCD|Add1~58 (
// Equation(s):
// \COMP_CCD|Add1~58_combout  = (\COMP_CCD|count [26] & (\COMP_CCD|Add1~57  $ (GND))) # (!\COMP_CCD|count [26] & (!\COMP_CCD|Add1~57  & VCC))
// \COMP_CCD|Add1~59  = CARRY((\COMP_CCD|count [26] & !\COMP_CCD|Add1~57 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~57 ),
	.combout(\COMP_CCD|Add1~58_combout ),
	.cout(\COMP_CCD|Add1~59 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~58 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \COMP_CCD|Add1~90 (
// Equation(s):
// \COMP_CCD|Add1~90_combout  = (\COMP_CCD|Add1~58_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~58_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~90 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \COMP_CCD|count[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[26] .is_wysiwyg = "true";
defparam \COMP_CCD|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \COMP_CCD|Add1~60 (
// Equation(s):
// \COMP_CCD|Add1~60_combout  = (\COMP_CCD|count [27] & (!\COMP_CCD|Add1~59 )) # (!\COMP_CCD|count [27] & ((\COMP_CCD|Add1~59 ) # (GND)))
// \COMP_CCD|Add1~61  = CARRY((!\COMP_CCD|Add1~59 ) # (!\COMP_CCD|count [27]))

	.dataa(\COMP_CCD|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~59 ),
	.combout(\COMP_CCD|Add1~60_combout ),
	.cout(\COMP_CCD|Add1~61 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~60 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \COMP_CCD|Add1~91 (
// Equation(s):
// \COMP_CCD|Add1~91_combout  = (\COMP_CCD|Add1~60_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~60_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~91_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~91 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \COMP_CCD|count[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[27] .is_wysiwyg = "true";
defparam \COMP_CCD|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \COMP_CCD|Add0~48 (
// Equation(s):
// \COMP_CCD|Add0~48_combout  = (\COMP_CCD|freq [24] & ((GND) # (!\COMP_CCD|Add0~47 ))) # (!\COMP_CCD|freq [24] & (\COMP_CCD|Add0~47  $ (GND)))
// \COMP_CCD|Add0~49  = CARRY((\COMP_CCD|freq [24]) # (!\COMP_CCD|Add0~47 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~47 ),
	.combout(\COMP_CCD|Add0~48_combout ),
	.cout(\COMP_CCD|Add0~49 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~48 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \COMP_CCD|freq[24] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[24] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \COMP_CCD|Add0~50 (
// Equation(s):
// \COMP_CCD|Add0~50_combout  = (\COMP_CCD|freq [25] & (\COMP_CCD|Add0~49  & VCC)) # (!\COMP_CCD|freq [25] & (!\COMP_CCD|Add0~49 ))
// \COMP_CCD|Add0~51  = CARRY((!\COMP_CCD|freq [25] & !\COMP_CCD|Add0~49 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~49 ),
	.combout(\COMP_CCD|Add0~50_combout ),
	.cout(\COMP_CCD|Add0~51 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~50 .lut_mask = 16'hC303;
defparam \COMP_CCD|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \COMP_CCD|freq[25] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[25] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \COMP_CCD|Add0~52 (
// Equation(s):
// \COMP_CCD|Add0~52_combout  = (\COMP_CCD|freq [26] & ((GND) # (!\COMP_CCD|Add0~51 ))) # (!\COMP_CCD|freq [26] & (\COMP_CCD|Add0~51  $ (GND)))
// \COMP_CCD|Add0~53  = CARRY((\COMP_CCD|freq [26]) # (!\COMP_CCD|Add0~51 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~51 ),
	.combout(\COMP_CCD|Add0~52_combout ),
	.cout(\COMP_CCD|Add0~53 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~52 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \COMP_CCD|freq[26] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[26] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \COMP_CCD|Add0~54 (
// Equation(s):
// \COMP_CCD|Add0~54_combout  = (\COMP_CCD|freq [27] & (\COMP_CCD|Add0~53  & VCC)) # (!\COMP_CCD|freq [27] & (!\COMP_CCD|Add0~53 ))
// \COMP_CCD|Add0~55  = CARRY((!\COMP_CCD|freq [27] & !\COMP_CCD|Add0~53 ))

	.dataa(\COMP_CCD|freq [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~53 ),
	.combout(\COMP_CCD|Add0~54_combout ),
	.cout(\COMP_CCD|Add0~55 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~54 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \COMP_CCD|freq[27] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [27]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[27] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \COMP_CCD|Equal0~16 (
// Equation(s):
// \COMP_CCD|Equal0~16_combout  = (\COMP_CCD|count [26] & (\COMP_CCD|freq [26] & (\COMP_CCD|count [27] $ (!\COMP_CCD|freq [27])))) # (!\COMP_CCD|count [26] & (!\COMP_CCD|freq [26] & (\COMP_CCD|count [27] $ (!\COMP_CCD|freq [27]))))

	.dataa(\COMP_CCD|count [26]),
	.datab(\COMP_CCD|count [27]),
	.datac(\COMP_CCD|freq [26]),
	.datad(\COMP_CCD|freq [27]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~16 .lut_mask = 16'h8421;
defparam \COMP_CCD|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \COMP_CCD|Add1~62 (
// Equation(s):
// \COMP_CCD|Add1~62_combout  = (\COMP_CCD|count [28] & (\COMP_CCD|Add1~61  $ (GND))) # (!\COMP_CCD|count [28] & (!\COMP_CCD|Add1~61  & VCC))
// \COMP_CCD|Add1~63  = CARRY((\COMP_CCD|count [28] & !\COMP_CCD|Add1~61 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~61 ),
	.combout(\COMP_CCD|Add1~62_combout ),
	.cout(\COMP_CCD|Add1~63 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~62 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \COMP_CCD|Add1~92 (
// Equation(s):
// \COMP_CCD|Add1~92_combout  = (\COMP_CCD|Add1~62_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~62_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~92 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \COMP_CCD|count[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[28] .is_wysiwyg = "true";
defparam \COMP_CCD|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \COMP_CCD|Add1~64 (
// Equation(s):
// \COMP_CCD|Add1~64_combout  = (\COMP_CCD|count [29] & (!\COMP_CCD|Add1~63 )) # (!\COMP_CCD|count [29] & ((\COMP_CCD|Add1~63 ) # (GND)))
// \COMP_CCD|Add1~65  = CARRY((!\COMP_CCD|Add1~63 ) # (!\COMP_CCD|count [29]))

	.dataa(gnd),
	.datab(\COMP_CCD|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~63 ),
	.combout(\COMP_CCD|Add1~64_combout ),
	.cout(\COMP_CCD|Add1~65 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~64 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \COMP_CCD|Add1~93 (
// Equation(s):
// \COMP_CCD|Add1~93_combout  = (\COMP_CCD|Add1~64_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~64_combout ),
	.datab(gnd),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~93 .lut_mask = 16'h0A0A;
defparam \COMP_CCD|Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \COMP_CCD|count[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[29] .is_wysiwyg = "true";
defparam \COMP_CCD|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \COMP_CCD|Add0~56 (
// Equation(s):
// \COMP_CCD|Add0~56_combout  = (\COMP_CCD|freq [28] & ((GND) # (!\COMP_CCD|Add0~55 ))) # (!\COMP_CCD|freq [28] & (\COMP_CCD|Add0~55  $ (GND)))
// \COMP_CCD|Add0~57  = CARRY((\COMP_CCD|freq [28]) # (!\COMP_CCD|Add0~55 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~55 ),
	.combout(\COMP_CCD|Add0~56_combout ),
	.cout(\COMP_CCD|Add0~57 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~56 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \COMP_CCD|freq[28] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [28]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[28] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \COMP_CCD|Add0~58 (
// Equation(s):
// \COMP_CCD|Add0~58_combout  = (\COMP_CCD|freq [29] & (\COMP_CCD|Add0~57  & VCC)) # (!\COMP_CCD|freq [29] & (!\COMP_CCD|Add0~57 ))
// \COMP_CCD|Add0~59  = CARRY((!\COMP_CCD|freq [29] & !\COMP_CCD|Add0~57 ))

	.dataa(\COMP_CCD|freq [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~57 ),
	.combout(\COMP_CCD|Add0~58_combout ),
	.cout(\COMP_CCD|Add0~59 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~58 .lut_mask = 16'hA505;
defparam \COMP_CCD|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \COMP_CCD|freq[29] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [29]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[29] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \COMP_CCD|Equal0~17 (
// Equation(s):
// \COMP_CCD|Equal0~17_combout  = (\COMP_CCD|count [28] & (\COMP_CCD|freq [28] & (\COMP_CCD|count [29] $ (!\COMP_CCD|freq [29])))) # (!\COMP_CCD|count [28] & (!\COMP_CCD|freq [28] & (\COMP_CCD|count [29] $ (!\COMP_CCD|freq [29]))))

	.dataa(\COMP_CCD|count [28]),
	.datab(\COMP_CCD|count [29]),
	.datac(\COMP_CCD|freq [29]),
	.datad(\COMP_CCD|freq [28]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~17 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \COMP_CCD|Equal0~15 (
// Equation(s):
// \COMP_CCD|Equal0~15_combout  = (\COMP_CCD|count [24] & (\COMP_CCD|freq [24] & (\COMP_CCD|count [25] $ (!\COMP_CCD|freq [25])))) # (!\COMP_CCD|count [24] & (!\COMP_CCD|freq [24] & (\COMP_CCD|count [25] $ (!\COMP_CCD|freq [25]))))

	.dataa(\COMP_CCD|count [24]),
	.datab(\COMP_CCD|freq [24]),
	.datac(\COMP_CCD|count [25]),
	.datad(\COMP_CCD|freq [25]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~15 .lut_mask = 16'h9009;
defparam \COMP_CCD|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \COMP_CCD|Add1~66 (
// Equation(s):
// \COMP_CCD|Add1~66_combout  = (\COMP_CCD|count [30] & (\COMP_CCD|Add1~65  $ (GND))) # (!\COMP_CCD|count [30] & (!\COMP_CCD|Add1~65  & VCC))
// \COMP_CCD|Add1~67  = CARRY((\COMP_CCD|count [30] & !\COMP_CCD|Add1~65 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~65 ),
	.combout(\COMP_CCD|Add1~66_combout ),
	.cout(\COMP_CCD|Add1~67 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~66 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \COMP_CCD|Add1~94 (
// Equation(s):
// \COMP_CCD|Add1~94_combout  = (\COMP_CCD|Add1~66_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~66_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~94 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \COMP_CCD|count[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[30] .is_wysiwyg = "true";
defparam \COMP_CCD|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \COMP_CCD|Add1~68 (
// Equation(s):
// \COMP_CCD|Add1~68_combout  = \COMP_CCD|Add1~67  $ (\COMP_CCD|count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|count [31]),
	.cin(\COMP_CCD|Add1~67 ),
	.combout(\COMP_CCD|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~68 .lut_mask = 16'h0FF0;
defparam \COMP_CCD|Add1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \COMP_CCD|Add1~95 (
// Equation(s):
// \COMP_CCD|Add1~95_combout  = (\COMP_CCD|Add1~68_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~68_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~95 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \COMP_CCD|count[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[31] .is_wysiwyg = "true";
defparam \COMP_CCD|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \COMP_CCD|Add0~60 (
// Equation(s):
// \COMP_CCD|Add0~60_combout  = (\COMP_CCD|freq [30] & ((GND) # (!\COMP_CCD|Add0~59 ))) # (!\COMP_CCD|freq [30] & (\COMP_CCD|Add0~59  $ (GND)))
// \COMP_CCD|Add0~61  = CARRY((\COMP_CCD|freq [30]) # (!\COMP_CCD|Add0~59 ))

	.dataa(gnd),
	.datab(\COMP_CCD|freq [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add0~59 ),
	.combout(\COMP_CCD|Add0~60_combout ),
	.cout(\COMP_CCD|Add0~61 ));
// synopsys translate_off
defparam \COMP_CCD|Add0~60 .lut_mask = 16'h3CCF;
defparam \COMP_CCD|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \COMP_CCD|freq[30] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [30]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[30] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \COMP_CCD|Add0~62 (
// Equation(s):
// \COMP_CCD|Add0~62_combout  = \COMP_CCD|freq [31] $ (!\COMP_CCD|Add0~61 )

	.dataa(\COMP_CCD|freq [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\COMP_CCD|Add0~61 ),
	.combout(\COMP_CCD|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add0~62 .lut_mask = 16'hA5A5;
defparam \COMP_CCD|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \COMP_CCD|freq[31] (
	.clk(!\key_add~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|freq [31]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|freq[31] .is_wysiwyg = "true";
defparam \COMP_CCD|freq[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \COMP_CCD|Equal0~18 (
// Equation(s):
// \COMP_CCD|Equal0~18_combout  = (\COMP_CCD|count [30] & (\COMP_CCD|freq [30] & (\COMP_CCD|count [31] $ (!\COMP_CCD|freq [31])))) # (!\COMP_CCD|count [30] & (!\COMP_CCD|freq [30] & (\COMP_CCD|count [31] $ (!\COMP_CCD|freq [31]))))

	.dataa(\COMP_CCD|count [30]),
	.datab(\COMP_CCD|count [31]),
	.datac(\COMP_CCD|freq [31]),
	.datad(\COMP_CCD|freq [30]),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~18 .lut_mask = 16'h8241;
defparam \COMP_CCD|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \COMP_CCD|Equal0~19 (
// Equation(s):
// \COMP_CCD|Equal0~19_combout  = (\COMP_CCD|Equal0~16_combout  & (\COMP_CCD|Equal0~17_combout  & (\COMP_CCD|Equal0~15_combout  & \COMP_CCD|Equal0~18_combout )))

	.dataa(\COMP_CCD|Equal0~16_combout ),
	.datab(\COMP_CCD|Equal0~17_combout ),
	.datac(\COMP_CCD|Equal0~15_combout ),
	.datad(\COMP_CCD|Equal0~18_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~19 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \COMP_CCD|Equal0~20 (
// Equation(s):
// \COMP_CCD|Equal0~20_combout  = (\COMP_CCD|Equal0~9_combout  & (\COMP_CCD|Equal0~4_combout  & (\COMP_CCD|Equal0~14_combout  & \COMP_CCD|Equal0~19_combout )))

	.dataa(\COMP_CCD|Equal0~9_combout ),
	.datab(\COMP_CCD|Equal0~4_combout ),
	.datac(\COMP_CCD|Equal0~14_combout ),
	.datad(\COMP_CCD|Equal0~19_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal0~20 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \COMP_CCD|Add1~70 (
// Equation(s):
// \COMP_CCD|Add1~70_combout  = (\COMP_CCD|Add1~0_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~0_combout ),
	.datac(\COMP_CCD|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~70 .lut_mask = 16'h0C0C;
defparam \COMP_CCD|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \COMP_CCD|count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[0] .is_wysiwyg = "true";
defparam \COMP_CCD|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \COMP_CCD|Add1~2 (
// Equation(s):
// \COMP_CCD|Add1~2_combout  = (\COMP_CCD|count [1] & (!\COMP_CCD|Add1~1 )) # (!\COMP_CCD|count [1] & ((\COMP_CCD|Add1~1 ) # (GND)))
// \COMP_CCD|Add1~3  = CARRY((!\COMP_CCD|Add1~1 ) # (!\COMP_CCD|count [1]))

	.dataa(\COMP_CCD|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~1 ),
	.combout(\COMP_CCD|Add1~2_combout ),
	.cout(\COMP_CCD|Add1~3 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~2 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \COMP_CCD|Add1~71 (
// Equation(s):
// \COMP_CCD|Add1~71_combout  = (\COMP_CCD|Add1~2_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~2_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~71 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \COMP_CCD|count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[1] .is_wysiwyg = "true";
defparam \COMP_CCD|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \COMP_CCD|Add1~4 (
// Equation(s):
// \COMP_CCD|Add1~4_combout  = (\COMP_CCD|count [2] & (\COMP_CCD|Add1~3  $ (GND))) # (!\COMP_CCD|count [2] & (!\COMP_CCD|Add1~3  & VCC))
// \COMP_CCD|Add1~5  = CARRY((\COMP_CCD|count [2] & !\COMP_CCD|Add1~3 ))

	.dataa(\COMP_CCD|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~3 ),
	.combout(\COMP_CCD|Add1~4_combout ),
	.cout(\COMP_CCD|Add1~5 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~4 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \COMP_CCD|Add1~72 (
// Equation(s):
// \COMP_CCD|Add1~72_combout  = (\COMP_CCD|Add1~4_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~4_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~72 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \COMP_CCD|count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[2] .is_wysiwyg = "true";
defparam \COMP_CCD|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \COMP_CCD|Add1~6 (
// Equation(s):
// \COMP_CCD|Add1~6_combout  = (\COMP_CCD|count [3] & (!\COMP_CCD|Add1~5 )) # (!\COMP_CCD|count [3] & ((\COMP_CCD|Add1~5 ) # (GND)))
// \COMP_CCD|Add1~7  = CARRY((!\COMP_CCD|Add1~5 ) # (!\COMP_CCD|count [3]))

	.dataa(\COMP_CCD|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~5 ),
	.combout(\COMP_CCD|Add1~6_combout ),
	.cout(\COMP_CCD|Add1~7 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~6 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \COMP_CCD|Add1~13 (
// Equation(s):
// \COMP_CCD|Add1~13_combout  = (\COMP_CCD|Add1~6_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|Add1~6_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~13 .lut_mask = 16'h00F0;
defparam \COMP_CCD|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \COMP_CCD|count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[3] .is_wysiwyg = "true";
defparam \COMP_CCD|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \COMP_CCD|Add1~8 (
// Equation(s):
// \COMP_CCD|Add1~8_combout  = (\COMP_CCD|count [4] & (\COMP_CCD|Add1~7  $ (GND))) # (!\COMP_CCD|count [4] & (!\COMP_CCD|Add1~7  & VCC))
// \COMP_CCD|Add1~9  = CARRY((\COMP_CCD|count [4] & !\COMP_CCD|Add1~7 ))

	.dataa(gnd),
	.datab(\COMP_CCD|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add1~7 ),
	.combout(\COMP_CCD|Add1~8_combout ),
	.cout(\COMP_CCD|Add1~9 ));
// synopsys translate_off
defparam \COMP_CCD|Add1~8 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \COMP_CCD|Add1~14 (
// Equation(s):
// \COMP_CCD|Add1~14_combout  = (\COMP_CCD|Add1~8_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~8_combout ),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~14 .lut_mask = 16'h00CC;
defparam \COMP_CCD|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \COMP_CCD|count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|count[4] .is_wysiwyg = "true";
defparam \COMP_CCD|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \COMP_CCD|Add1~12 (
// Equation(s):
// \COMP_CCD|Add1~12_combout  = (\COMP_CCD|Add1~10_combout  & !\COMP_CCD|Equal0~20_combout )

	.dataa(\COMP_CCD|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add1~12 .lut_mask = 16'h00AA;
defparam \COMP_CCD|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \COMP_CCD|Equal1~0 (
// Equation(s):
// \COMP_CCD|Equal1~0_combout  = (\COMP_CCD|Add1~2_combout  & (\COMP_CCD|Add1~0_combout  & (!\COMP_CCD|Add1~4_combout  & !\COMP_CCD|Equal0~20_combout )))

	.dataa(\COMP_CCD|Add1~2_combout ),
	.datab(\COMP_CCD|Add1~0_combout ),
	.datac(\COMP_CCD|Add1~4_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~0 .lut_mask = 16'h0008;
defparam \COMP_CCD|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \COMP_CCD|Equal1~1 (
// Equation(s):
// \COMP_CCD|Equal1~1_combout  = (\COMP_CCD|Add1~12_combout  & (\COMP_CCD|Equal1~0_combout  & (!\COMP_CCD|Add1~13_combout  & !\COMP_CCD|Add1~14_combout )))

	.dataa(\COMP_CCD|Add1~12_combout ),
	.datab(\COMP_CCD|Equal1~0_combout ),
	.datac(\COMP_CCD|Add1~13_combout ),
	.datad(\COMP_CCD|Add1~14_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~1 .lut_mask = 16'h0008;
defparam \COMP_CCD|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \COMP_CCD|Equal1~8 (
// Equation(s):
// \COMP_CCD|Equal1~8_combout  = (\COMP_CCD|Add1~58_combout ) # ((\COMP_CCD|Add1~66_combout ) # ((\COMP_CCD|Add1~54_combout ) # (\COMP_CCD|Add1~68_combout )))

	.dataa(\COMP_CCD|Add1~58_combout ),
	.datab(\COMP_CCD|Add1~66_combout ),
	.datac(\COMP_CCD|Add1~54_combout ),
	.datad(\COMP_CCD|Add1~68_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~8 .lut_mask = 16'hFFFE;
defparam \COMP_CCD|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \COMP_CCD|Equal1~7 (
// Equation(s):
// \COMP_CCD|Equal1~7_combout  = (!\COMP_CCD|Add1~62_combout  & (!\COMP_CCD|Add1~64_combout  & !\COMP_CCD|Add1~60_combout ))

	.dataa(gnd),
	.datab(\COMP_CCD|Add1~62_combout ),
	.datac(\COMP_CCD|Add1~64_combout ),
	.datad(\COMP_CCD|Add1~60_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~7 .lut_mask = 16'h0003;
defparam \COMP_CCD|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \COMP_CCD|Equal1~5 (
// Equation(s):
// \COMP_CCD|Equal1~5_combout  = (!\COMP_CCD|Add1~32_combout  & (!\COMP_CCD|Add1~30_combout  & (!\COMP_CCD|Add1~34_combout  & !\COMP_CCD|Add1~40_combout )))

	.dataa(\COMP_CCD|Add1~32_combout ),
	.datab(\COMP_CCD|Add1~30_combout ),
	.datac(\COMP_CCD|Add1~34_combout ),
	.datad(\COMP_CCD|Add1~40_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~5 .lut_mask = 16'h0001;
defparam \COMP_CCD|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \COMP_CCD|Equal1~6 (
// Equation(s):
// \COMP_CCD|Equal1~6_combout  = (!\COMP_CCD|Add1~44_combout  & (!\COMP_CCD|Add1~38_combout  & (!\COMP_CCD|Add1~36_combout  & !\COMP_CCD|Add1~46_combout )))

	.dataa(\COMP_CCD|Add1~44_combout ),
	.datab(\COMP_CCD|Add1~38_combout ),
	.datac(\COMP_CCD|Add1~36_combout ),
	.datad(\COMP_CCD|Add1~46_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~6 .lut_mask = 16'h0001;
defparam \COMP_CCD|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \COMP_CCD|Equal1~9 (
// Equation(s):
// \COMP_CCD|Equal1~9_combout  = (!\COMP_CCD|Equal1~8_combout  & (\COMP_CCD|Equal1~7_combout  & (\COMP_CCD|Equal1~5_combout  & \COMP_CCD|Equal1~6_combout )))

	.dataa(\COMP_CCD|Equal1~8_combout ),
	.datab(\COMP_CCD|Equal1~7_combout ),
	.datac(\COMP_CCD|Equal1~5_combout ),
	.datad(\COMP_CCD|Equal1~6_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~9 .lut_mask = 16'h4000;
defparam \COMP_CCD|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \COMP_CCD|Equal1~4 (
// Equation(s):
// \COMP_CCD|Equal1~4_combout  = (!\COMP_CCD|Add1~50_combout  & (!\COMP_CCD|Add1~52_combout  & (!\COMP_CCD|Add1~42_combout  & !\COMP_CCD|Add1~48_combout )))

	.dataa(\COMP_CCD|Add1~50_combout ),
	.datab(\COMP_CCD|Add1~52_combout ),
	.datac(\COMP_CCD|Add1~42_combout ),
	.datad(\COMP_CCD|Add1~48_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~4 .lut_mask = 16'h0001;
defparam \COMP_CCD|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \COMP_CCD|Equal1~10 (
// Equation(s):
// \COMP_CCD|Equal1~10_combout  = (\COMP_CCD|Equal0~20_combout ) # ((\COMP_CCD|Equal1~9_combout  & (\COMP_CCD|Equal1~4_combout  & !\COMP_CCD|Add1~56_combout )))

	.dataa(\COMP_CCD|Equal1~9_combout ),
	.datab(\COMP_CCD|Equal1~4_combout ),
	.datac(\COMP_CCD|Add1~56_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~10 .lut_mask = 16'hFF08;
defparam \COMP_CCD|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \COMP_CCD|Equal1~2 (
// Equation(s):
// \COMP_CCD|Equal1~2_combout  = (\COMP_CCD|Equal0~20_combout ) # ((!\COMP_CCD|Add1~17_combout  & (!\COMP_CCD|Add1~15_combout  & !\COMP_CCD|Add1~19_combout )))

	.dataa(\COMP_CCD|Add1~17_combout ),
	.datab(\COMP_CCD|Add1~15_combout ),
	.datac(\COMP_CCD|Add1~19_combout ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~2 .lut_mask = 16'hFF01;
defparam \COMP_CCD|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \COMP_CCD|Equal1~3 (
// Equation(s):
// \COMP_CCD|Equal1~3_combout  = (!\COMP_CCD|Add1~26_combout  & (\COMP_CCD|Equal1~2_combout  & (!\COMP_CCD|Add1~29_combout  & !\COMP_CCD|Add1~23_combout )))

	.dataa(\COMP_CCD|Add1~26_combout ),
	.datab(\COMP_CCD|Equal1~2_combout ),
	.datac(\COMP_CCD|Add1~29_combout ),
	.datad(\COMP_CCD|Add1~23_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal1~3 .lut_mask = 16'h0004;
defparam \COMP_CCD|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \COMP_CCD|clk_adc_div~0 (
// Equation(s):
// \COMP_CCD|clk_adc_div~0_combout  = \COMP_CCD|clk_adc_div~q  $ (((\COMP_CCD|Equal1~1_combout  & (\COMP_CCD|Equal1~10_combout  & \COMP_CCD|Equal1~3_combout ))))

	.dataa(\COMP_CCD|clk_adc_div~q ),
	.datab(\COMP_CCD|Equal1~1_combout ),
	.datac(\COMP_CCD|Equal1~10_combout ),
	.datad(\COMP_CCD|Equal1~3_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_adc_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_adc_div~0 .lut_mask = 16'h6AAA;
defparam \COMP_CCD|clk_adc_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \COMP_CCD|clk_adc_div (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\COMP_CCD|clk_adc_div~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|clk_adc_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|clk_adc_div .is_wysiwyg = "true";
defparam \COMP_CCD|clk_adc_div .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \COMP_CCD|clk_adc_buf~0 (
// Equation(s):
// \COMP_CCD|clk_adc_buf~0_combout  = !\COMP_CCD|clk_adc_buf~q 

	.dataa(\COMP_CCD|clk_adc_buf~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|clk_adc_buf~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_adc_buf~0 .lut_mask = 16'h5555;
defparam \COMP_CCD|clk_adc_buf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \COMP_CCD|clk_adc_buf (
	.clk(\COMP_CCD|clk_adc_div~q ),
	.d(gnd),
	.asdata(\COMP_CCD|clk_adc_buf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|clk_adc_buf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|clk_adc_buf .is_wysiwyg = "true";
defparam \COMP_CCD|clk_adc_buf .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \KEY_1~input (
	.i(KEY_1),
	.ibar(gnd),
	.o(\KEY_1~input_o ));
// synopsys translate_off
defparam \KEY_1~input .bus_hold = "false";
defparam \KEY_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \COMP_CCD|clk_adc_buf~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\COMP_CCD|clk_adc_buf~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ));
// synopsys translate_off
defparam \COMP_CCD|clk_adc_buf~clkctrl .clock_type = "global clock";
defparam \COMP_CCD|clk_adc_buf~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!cnt[27] & (!cnt[30] & (!cnt[29] & !cnt[28])))

	.dataa(cnt[27]),
	.datab(cnt[30]),
	.datac(cnt[29]),
	.datad(cnt[28]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!cnt[14] & (!cnt[13] & (!cnt[12] & !cnt[11])))

	.dataa(cnt[14]),
	.datab(cnt[13]),
	.datac(cnt[12]),
	.datad(cnt[11]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!cnt[26] & (!cnt[23] & (!cnt[25] & !cnt[24])))

	.dataa(cnt[26]),
	.datab(cnt[23]),
	.datac(cnt[25]),
	.datad(cnt[24]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0001;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!cnt[19] & !cnt[20])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[19]),
	.datad(cnt[20]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h000F;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!cnt[21] & (\LessThan0~4_combout  & (!cnt[22] & \LessThan0~3_combout )))

	.dataa(cnt[21]),
	.datab(\LessThan0~4_combout ),
	.datac(cnt[22]),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0400;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!cnt[16] & (!cnt[17] & (!cnt[18] & !cnt[15])))

	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(cnt[18]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (\LessThan0~0_combout  & (\LessThan0~1_combout  & (\LessThan0~5_combout  & \LessThan0~2_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~5_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h8000;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = cnt[0] $ (VCC)
// \Add0~3  = CARRY(cnt[0])

	.dataa(gnd),
	.datab(cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h33CC;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = (\Add0~2_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\Add0~2_combout ),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'hC4C0;
defparam \Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \cnt[0] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt[1] & (!\Add0~3 )) # (!cnt[1] & ((\Add0~3 ) # (GND)))
// \Add0~5  = CARRY((!\Add0~3 ) # (!cnt[1]))

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5A5F;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \Add0~67 (
// Equation(s):
// \Add0~67_combout  = (\Add0~4_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~67 .lut_mask = 16'hF400;
defparam \Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \cnt[1] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt[2] & (\Add0~5  $ (GND))) # (!cnt[2] & (!\Add0~5  & VCC))
// \Add0~7  = CARRY((cnt[2] & !\Add0~5 ))

	.dataa(cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hA50A;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = (\Add0~6_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'hF400;
defparam \Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \cnt[2] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt[3] & (!\Add0~7 )) # (!cnt[3] & ((\Add0~7 ) # (GND)))
// \Add0~9  = CARRY((!\Add0~7 ) # (!cnt[3]))

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h5A5F;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = (\Add0~8_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'hF400;
defparam \Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \cnt[3] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt[4] & (\Add0~9  $ (GND))) # (!cnt[4] & (!\Add0~9  & VCC))
// \Add0~11  = CARRY((cnt[4] & !\Add0~9 ))

	.dataa(cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hA50A;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (\Add0~10_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\Add0~10_combout ),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~70 .lut_mask = 16'hC4C0;
defparam \Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \cnt[4] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt[5] & (!\Add0~11 )) # (!cnt[5] & ((\Add0~11 ) # (GND)))
// \Add0~13  = CARRY((!\Add0~11 ) # (!cnt[5]))

	.dataa(cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h5A5F;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \Add0~71 (
// Equation(s):
// \Add0~71_combout  = (\Add0~12_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~71 .lut_mask = 16'hF400;
defparam \Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \cnt[5] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt[6] & (\Add0~13  $ (GND))) # (!cnt[6] & (!\Add0~13  & VCC))
// \Add0~15  = CARRY((cnt[6] & !\Add0~13 ))

	.dataa(gnd),
	.datab(cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hC30C;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = (\Add0~14_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\Add0~14_combout ),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'hC4C0;
defparam \Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \cnt[6] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt[7] & (!\Add0~15 )) # (!cnt[7] & ((\Add0~15 ) # (GND)))
// \Add0~17  = CARRY((!\Add0~15 ) # (!cnt[7]))

	.dataa(cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h5A5F;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_combout  = (\Add0~16_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~73 .lut_mask = 16'hF400;
defparam \Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \cnt[7] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (cnt[8] & (\Add0~17  $ (GND))) # (!cnt[8] & (!\Add0~17  & VCC))
// \Add0~19  = CARRY((cnt[8] & !\Add0~17 ))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hC30C;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = (\Add0~18_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'hF400;
defparam \Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \cnt[8] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt[9] & (!\Add0~19 )) # (!cnt[9] & ((\Add0~19 ) # (GND)))
// \Add0~21  = CARRY((!\Add0~19 ) # (!cnt[9]))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h3C3F;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (\Add0~20_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\LessThan0~6_combout ),
	.datac(cnt[31]),
	.datad(\Add0~20_combout ),
	.cin(gnd),
	.combout(\Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~75 .lut_mask = 16'hF400;
defparam \Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \cnt[9] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (cnt[10] & (\Add0~21  $ (GND))) # (!cnt[10] & (!\Add0~21  & VCC))
// \Add0~23  = CARRY((cnt[10] & !\Add0~21 ))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hC30C;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (cnt[11] & (!\Add0~23 )) # (!cnt[11] & ((\Add0~23 ) # (GND)))
// \Add0~25  = CARRY((!\Add0~23 ) # (!cnt[11]))

	.dataa(cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h5A5F;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \cnt[11]~5 (
// Equation(s):
// \cnt[11]~5_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~24_combout )))) # (!\cnt[17]~0_combout  & ((cnt[11]) # ((\LessThan0~7_combout  & \Add0~24_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[11]),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\cnt[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[11]~5 .lut_mask = 16'hDC50;
defparam \cnt[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \cnt[11] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11] .is_wysiwyg = "true";
defparam \cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (cnt[12] & (\Add0~25  $ (GND))) # (!cnt[12] & (!\Add0~25  & VCC))
// \Add0~27  = CARRY((cnt[12] & !\Add0~25 ))

	.dataa(cnt[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hA50A;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \cnt[12]~6 (
// Equation(s):
// \cnt[12]~6_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~26_combout )))) # (!\cnt[17]~0_combout  & ((cnt[12]) # ((\LessThan0~7_combout  & \Add0~26_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[12]),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\cnt[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[12]~6 .lut_mask = 16'hDC50;
defparam \cnt[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \cnt[12] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[12]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12] .is_wysiwyg = "true";
defparam \cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (cnt[13] & (!\Add0~27 )) # (!cnt[13] & ((\Add0~27 ) # (GND)))
// \Add0~29  = CARRY((!\Add0~27 ) # (!cnt[13]))

	.dataa(cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h5A5F;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \cnt[13]~7 (
// Equation(s):
// \cnt[13]~7_combout  = (\cnt[17]~0_combout  & (\Add0~28_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[13]) # ((\Add0~28_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~28_combout ),
	.datac(cnt[13]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[13]~7 .lut_mask = 16'hDC50;
defparam \cnt[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \cnt[13] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[13]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13] .is_wysiwyg = "true";
defparam \cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt[14] & (\Add0~29  $ (GND))) # (!cnt[14] & (!\Add0~29  & VCC))
// \Add0~31  = CARRY((cnt[14] & !\Add0~29 ))

	.dataa(gnd),
	.datab(cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hC30C;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \cnt[14]~8 (
// Equation(s):
// \cnt[14]~8_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~30_combout )))) # (!\cnt[17]~0_combout  & ((cnt[14]) # ((\LessThan0~7_combout  & \Add0~30_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[14]),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\cnt[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[14]~8 .lut_mask = 16'hDC50;
defparam \cnt[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \cnt[14] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14] .is_wysiwyg = "true";
defparam \cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (cnt[15] & (!\Add0~31 )) # (!cnt[15] & ((\Add0~31 ) # (GND)))
// \Add0~33  = CARRY((!\Add0~31 ) # (!cnt[15]))

	.dataa(cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h5A5F;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \cnt[15]~9 (
// Equation(s):
// \cnt[15]~9_combout  = (\cnt[17]~0_combout  & (\Add0~32_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[15]) # ((\Add0~32_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~32_combout ),
	.datac(cnt[15]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[15]~9 .lut_mask = 16'hDC50;
defparam \cnt[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \cnt[15] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15] .is_wysiwyg = "true";
defparam \cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (cnt[16] & (\Add0~33  $ (GND))) # (!cnt[16] & (!\Add0~33  & VCC))
// \Add0~35  = CARRY((cnt[16] & !\Add0~33 ))

	.dataa(cnt[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'hA50A;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \cnt[16]~10 (
// Equation(s):
// \cnt[16]~10_combout  = (\cnt[17]~0_combout  & (\Add0~34_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[16]) # ((\Add0~34_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~34_combout ),
	.datac(cnt[16]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[16]~10 .lut_mask = 16'hDC50;
defparam \cnt[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \cnt[16] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[16]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[16] .is_wysiwyg = "true";
defparam \cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (cnt[17] & (!\Add0~35 )) # (!cnt[17] & ((\Add0~35 ) # (GND)))
// \Add0~37  = CARRY((!\Add0~35 ) # (!cnt[17]))

	.dataa(cnt[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h5A5F;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \cnt[17]~11 (
// Equation(s):
// \cnt[17]~11_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~36_combout )))) # (!\cnt[17]~0_combout  & ((cnt[17]) # ((\LessThan0~7_combout  & \Add0~36_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[17]),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\cnt[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[17]~11 .lut_mask = 16'hDC50;
defparam \cnt[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \cnt[17] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[17] .is_wysiwyg = "true";
defparam \cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (cnt[18] & (\Add0~37  $ (GND))) # (!cnt[18] & (!\Add0~37  & VCC))
// \Add0~39  = CARRY((cnt[18] & !\Add0~37 ))

	.dataa(gnd),
	.datab(cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'hC30C;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \cnt[18]~12 (
// Equation(s):
// \cnt[18]~12_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~38_combout )))) # (!\cnt[17]~0_combout  & ((cnt[18]) # ((\LessThan0~7_combout  & \Add0~38_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[18]),
	.datad(\Add0~38_combout ),
	.cin(gnd),
	.combout(\cnt[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[18]~12 .lut_mask = 16'hDC50;
defparam \cnt[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \cnt[18] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[18]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[18] .is_wysiwyg = "true";
defparam \cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt[19] & (!\Add0~39 )) # (!cnt[19] & ((\Add0~39 ) # (GND)))
// \Add0~41  = CARRY((!\Add0~39 ) # (!cnt[19]))

	.dataa(cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h5A5F;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \cnt[19]~13 (
// Equation(s):
// \cnt[19]~13_combout  = (\cnt[17]~0_combout  & (\LessThan0~7_combout  & ((\Add0~40_combout )))) # (!\cnt[17]~0_combout  & ((cnt[19]) # ((\LessThan0~7_combout  & \Add0~40_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[19]),
	.datad(\Add0~40_combout ),
	.cin(gnd),
	.combout(\cnt[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[19]~13 .lut_mask = 16'hDC50;
defparam \cnt[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \cnt[19] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[19] .is_wysiwyg = "true";
defparam \cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (cnt[20] & (\Add0~41  $ (GND))) # (!cnt[20] & (!\Add0~41  & VCC))
// \Add0~43  = CARRY((cnt[20] & !\Add0~41 ))

	.dataa(cnt[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'hA50A;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \cnt[20]~14 (
// Equation(s):
// \cnt[20]~14_combout  = (\cnt[17]~0_combout  & (\Add0~42_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[20]) # ((\Add0~42_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~42_combout ),
	.datac(cnt[20]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[20]~14 .lut_mask = 16'hDC50;
defparam \cnt[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \cnt[20] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[20]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[20] .is_wysiwyg = "true";
defparam \cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (cnt[21] & (!\Add0~43 )) # (!cnt[21] & ((\Add0~43 ) # (GND)))
// \Add0~45  = CARRY((!\Add0~43 ) # (!cnt[21]))

	.dataa(gnd),
	.datab(cnt[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h3C3F;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \cnt[21]~19 (
// Equation(s):
// \cnt[21]~19_combout  = (\cnt[17]~0_combout  & (\Add0~44_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[21]) # ((\Add0~44_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~44_combout ),
	.datac(cnt[21]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[21]~19 .lut_mask = 16'hDC50;
defparam \cnt[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \cnt[21] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[21]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[21] .is_wysiwyg = "true";
defparam \cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (cnt[22] & (\Add0~45  $ (GND))) # (!cnt[22] & (!\Add0~45  & VCC))
// \Add0~47  = CARRY((cnt[22] & !\Add0~45 ))

	.dataa(cnt[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'hA50A;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \cnt[22]~20 (
// Equation(s):
// \cnt[22]~20_combout  = (\cnt[17]~0_combout  & (\Add0~46_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[22]) # ((\Add0~46_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~46_combout ),
	.datac(cnt[22]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[22]~20 .lut_mask = 16'hDC50;
defparam \cnt[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \cnt[22] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[22]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[22] .is_wysiwyg = "true";
defparam \cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (cnt[23] & (!\Add0~47 )) # (!cnt[23] & ((\Add0~47 ) # (GND)))
// \Add0~49  = CARRY((!\Add0~47 ) # (!cnt[23]))

	.dataa(gnd),
	.datab(cnt[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h3C3F;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \cnt[23]~15 (
// Equation(s):
// \cnt[23]~15_combout  = (\cnt[17]~0_combout  & (\Add0~48_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[23]) # ((\Add0~48_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~48_combout ),
	.datac(cnt[23]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[23]~15 .lut_mask = 16'hDC50;
defparam \cnt[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \cnt[23] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[23]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[23] .is_wysiwyg = "true";
defparam \cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (cnt[24] & (\Add0~49  $ (GND))) # (!cnt[24] & (!\Add0~49  & VCC))
// \Add0~51  = CARRY((cnt[24] & !\Add0~49 ))

	.dataa(gnd),
	.datab(cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'hC30C;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \cnt[24]~16 (
// Equation(s):
// \cnt[24]~16_combout  = (\cnt[17]~0_combout  & (\Add0~50_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[24]) # ((\Add0~50_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~50_combout ),
	.datac(cnt[24]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[24]~16 .lut_mask = 16'hDC50;
defparam \cnt[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \cnt[24] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[24]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[24] .is_wysiwyg = "true";
defparam \cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (cnt[25] & (!\Add0~51 )) # (!cnt[25] & ((\Add0~51 ) # (GND)))
// \Add0~53  = CARRY((!\Add0~51 ) # (!cnt[25]))

	.dataa(cnt[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h5A5F;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \cnt[25]~17 (
// Equation(s):
// \cnt[25]~17_combout  = (\cnt[17]~0_combout  & (\Add0~52_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[25]) # ((\Add0~52_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~52_combout ),
	.datac(cnt[25]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[25]~17 .lut_mask = 16'hDC50;
defparam \cnt[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \cnt[25] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[25]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[25] .is_wysiwyg = "true";
defparam \cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (cnt[26] & (\Add0~53  $ (GND))) # (!cnt[26] & (!\Add0~53  & VCC))
// \Add0~55  = CARRY((cnt[26] & !\Add0~53 ))

	.dataa(gnd),
	.datab(cnt[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'hC30C;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \cnt[26]~18 (
// Equation(s):
// \cnt[26]~18_combout  = (\cnt[17]~0_combout  & (\Add0~54_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[26]) # ((\Add0~54_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~54_combout ),
	.datac(cnt[26]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[26]~18 .lut_mask = 16'hDC50;
defparam \cnt[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \cnt[26] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[26]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[26] .is_wysiwyg = "true";
defparam \cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (cnt[27] & (!\Add0~55 )) # (!cnt[27] & ((\Add0~55 ) # (GND)))
// \Add0~57  = CARRY((!\Add0~55 ) # (!cnt[27]))

	.dataa(gnd),
	.datab(cnt[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h3C3F;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \cnt[27]~1 (
// Equation(s):
// \cnt[27]~1_combout  = (\cnt[17]~0_combout  & (\Add0~56_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[27]) # ((\Add0~56_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~56_combout ),
	.datac(cnt[27]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[27]~1 .lut_mask = 16'hDC50;
defparam \cnt[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \cnt[27] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[27]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[27] .is_wysiwyg = "true";
defparam \cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (cnt[28] & (\Add0~57  $ (GND))) # (!cnt[28] & (!\Add0~57  & VCC))
// \Add0~59  = CARRY((cnt[28] & !\Add0~57 ))

	.dataa(cnt[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'hA50A;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \cnt[28]~2 (
// Equation(s):
// \cnt[28]~2_combout  = (\Add0~58_combout  & ((\LessThan0~7_combout ) # ((cnt[28] & !\cnt[17]~0_combout )))) # (!\Add0~58_combout  & (((cnt[28] & !\cnt[17]~0_combout ))))

	.dataa(\Add0~58_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(cnt[28]),
	.datad(\cnt[17]~0_combout ),
	.cin(gnd),
	.combout(\cnt[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[28]~2 .lut_mask = 16'h88F8;
defparam \cnt[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \cnt[28] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[28]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[28] .is_wysiwyg = "true";
defparam \cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (cnt[29] & (!\Add0~59 )) # (!cnt[29] & ((\Add0~59 ) # (GND)))
// \Add0~61  = CARRY((!\Add0~59 ) # (!cnt[29]))

	.dataa(cnt[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h5A5F;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \cnt[29]~3 (
// Equation(s):
// \cnt[29]~3_combout  = (\LessThan0~7_combout  & (((\Add0~60_combout )))) # (!\LessThan0~7_combout  & (\KEY_1~input_o  & (cnt[29])))

	.dataa(\LessThan0~7_combout ),
	.datab(\KEY_1~input_o ),
	.datac(cnt[29]),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\cnt[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[29]~3 .lut_mask = 16'hEA40;
defparam \cnt[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \cnt[29] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[29] .is_wysiwyg = "true";
defparam \cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = (cnt[30] & (\Add0~61  $ (GND))) # (!cnt[30] & (!\Add0~61  & VCC))
// \Add0~63  = CARRY((cnt[30] & !\Add0~61 ))

	.dataa(gnd),
	.datab(cnt[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout(\Add0~63 ));
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'hC30C;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \cnt[30]~4 (
// Equation(s):
// \cnt[30]~4_combout  = (\LessThan0~7_combout  & (((\Add0~62_combout )))) # (!\LessThan0~7_combout  & (\KEY_1~input_o  & ((cnt[30]))))

	.dataa(\KEY_1~input_o ),
	.datab(\Add0~62_combout ),
	.datac(cnt[30]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[30]~4 .lut_mask = 16'hCCA0;
defparam \cnt[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \cnt[30] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[30]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[30] .is_wysiwyg = "true";
defparam \cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \Add0~64 (
// Equation(s):
// \Add0~64_combout  = cnt[31] $ (\Add0~63 )

	.dataa(cnt[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~63 ),
	.combout(\Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~64 .lut_mask = 16'h5A5A;
defparam \Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \Add0~76 (
// Equation(s):
// \Add0~76_combout  = (\Add0~64_combout  & ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))))

	.dataa(cnt[10]),
	.datab(\Add0~64_combout ),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~76 .lut_mask = 16'hC4C0;
defparam \Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \cnt[31] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\Add0~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[31] .is_wysiwyg = "true";
defparam \cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \cnt[17]~0 (
// Equation(s):
// \cnt[17]~0_combout  = ((cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))) # (!\KEY_1~input_o )

	.dataa(\KEY_1~input_o ),
	.datab(cnt[10]),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\cnt[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[17]~0 .lut_mask = 16'hF7F5;
defparam \cnt[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \cnt[10]~21 (
// Equation(s):
// \cnt[10]~21_combout  = (\cnt[17]~0_combout  & (\Add0~22_combout  & ((\LessThan0~7_combout )))) # (!\cnt[17]~0_combout  & ((cnt[10]) # ((\Add0~22_combout  & \LessThan0~7_combout ))))

	.dataa(\cnt[17]~0_combout ),
	.datab(\Add0~22_combout ),
	.datac(cnt[10]),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\cnt[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[10]~21 .lut_mask = 16'hDC50;
defparam \cnt[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \cnt[10] (
	.clk(\COMP_CCD|clk_adc_buf~clkctrl_outclk ),
	.d(\cnt[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10] .is_wysiwyg = "true";
defparam \cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (cnt[31]) # ((!cnt[10] & \LessThan0~6_combout ))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(cnt[31]),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'hF3F0;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \wr_ena~0 (
// Equation(s):
// \wr_ena~0_combout  = (cnt[0]) # ((cnt[3]) # ((cnt[2]) # (cnt[1])))

	.dataa(cnt[0]),
	.datab(cnt[3]),
	.datac(cnt[2]),
	.datad(cnt[1]),
	.cin(gnd),
	.combout(\wr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ena~0 .lut_mask = 16'hFFFE;
defparam \wr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \wr_ena~1 (
// Equation(s):
// \wr_ena~1_combout  = (cnt[7]) # ((cnt[4]) # ((cnt[6]) # (cnt[5])))

	.dataa(cnt[7]),
	.datab(cnt[4]),
	.datac(cnt[6]),
	.datad(cnt[5]),
	.cin(gnd),
	.combout(\wr_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ena~1 .lut_mask = 16'hFFFE;
defparam \wr_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \wr_ena~2 (
// Equation(s):
// \wr_ena~2_combout  = ((cnt[8]) # ((cnt[9]) # (\wr_ena~1_combout ))) # (!cnt[10])

	.dataa(cnt[10]),
	.datab(cnt[8]),
	.datac(cnt[9]),
	.datad(\wr_ena~1_combout ),
	.cin(gnd),
	.combout(\wr_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ena~2 .lut_mask = 16'hFFFD;
defparam \wr_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \wr_ena~3 (
// Equation(s):
// \wr_ena~3_combout  = (\wr_ena~0_combout ) # ((\wr_ena~2_combout ) # ((\LessThan0~7_combout ) # (!\LessThan0~6_combout )))

	.dataa(\wr_ena~0_combout ),
	.datab(\wr_ena~2_combout ),
	.datac(\LessThan0~7_combout ),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\wr_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ena~3 .lut_mask = 16'hFEFF;
defparam \wr_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \wr_ena~4 (
// Equation(s):
// \wr_ena~4_combout  = (\KEY_1~input_o  & (((\wr_ena~q ) # (!\wr_ena~3_combout )))) # (!\KEY_1~input_o  & (\LessThan0~7_combout  & ((\wr_ena~q ) # (!\wr_ena~3_combout ))))

	.dataa(\KEY_1~input_o ),
	.datab(\LessThan0~7_combout ),
	.datac(\wr_ena~q ),
	.datad(\wr_ena~3_combout ),
	.cin(gnd),
	.combout(\wr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ena~4 .lut_mask = 16'hE0EE;
defparam \wr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas wr_ena(
	.clk(\COMP_CCD|clk_adc_buf~q ),
	.d(\wr_ena~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam wr_ena.is_wysiwyg = "true";
defparam wr_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \COMP_MEM|clk (
// Equation(s):
// \COMP_MEM|clk~combout  = LCELL((\wr_ena~q  & (GLOBAL(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))) # (!\wr_ena~q  & ((\COMP_CCD|clk_adc_buf~q ))))

	.dataa(gnd),
	.datab(\wr_ena~q ),
	.datac(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datad(\COMP_CCD|clk_adc_buf~q ),
	.cin(gnd),
	.combout(\COMP_MEM|clk~combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|clk .lut_mask = 16'hF3C0;
defparam \COMP_MEM|clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \COMP_MEM|clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\COMP_MEM|clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\COMP_MEM|clk~clkctrl_outclk ));
// synopsys translate_off
defparam \COMP_MEM|clk~clkctrl .clock_type = "global clock";
defparam \COMP_MEM|clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N1
cycloneive_io_ibuf \ccd_data[8]~input (
	.i(ccd_data[8]),
	.ibar(gnd),
	.o(\ccd_data[8]~input_o ));
// synopsys translate_off
defparam \ccd_data[8]~input .bus_hold = "false";
defparam \ccd_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \COMP_CCD|clk_div~0 (
// Equation(s):
// \COMP_CCD|clk_div~0_combout  = \COMP_CCD|clk_div~q  $ (\COMP_CCD|Equal0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_CCD|clk_div~q ),
	.datad(\COMP_CCD|Equal0~20_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_div~0 .lut_mask = 16'h0FF0;
defparam \COMP_CCD|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \COMP_CCD|clk_div~feeder (
// Equation(s):
// \COMP_CCD|clk_div~feeder_combout  = \COMP_CCD|clk_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_CCD|clk_div~0_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_div~feeder .lut_mask = 16'hFF00;
defparam \COMP_CCD|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \COMP_CCD|clk_div (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\COMP_CCD|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|clk_div .is_wysiwyg = "true";
defparam \COMP_CCD|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \COMP_CCD|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\COMP_CCD|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\COMP_CCD|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \COMP_CCD|clk_div~clkctrl .clock_type = "global clock";
defparam \COMP_CCD|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \COMP_CCD|Add2~0 (
// Equation(s):
// \COMP_CCD|Add2~0_combout  = \COMP_CCD|process_2:count[0]~q  $ (VCC)
// \COMP_CCD|Add2~1  = CARRY(\COMP_CCD|process_2:count[0]~q )

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_CCD|Add2~0_combout ),
	.cout(\COMP_CCD|Add2~1 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~0 .lut_mask = 16'h33CC;
defparam \COMP_CCD|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \COMP_CCD|process_2:count[0] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[0] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \COMP_CCD|Add2~2 (
// Equation(s):
// \COMP_CCD|Add2~2_combout  = (\COMP_CCD|process_2:count[1]~q  & (!\COMP_CCD|Add2~1 )) # (!\COMP_CCD|process_2:count[1]~q  & ((\COMP_CCD|Add2~1 ) # (GND)))
// \COMP_CCD|Add2~3  = CARRY((!\COMP_CCD|Add2~1 ) # (!\COMP_CCD|process_2:count[1]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~1 ),
	.combout(\COMP_CCD|Add2~2_combout ),
	.cout(\COMP_CCD|Add2~3 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~2 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \COMP_CCD|process_2:count[1] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[1] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \COMP_CCD|Add2~6 (
// Equation(s):
// \COMP_CCD|Add2~6_combout  = (\COMP_CCD|process_2:count[3]~q  & (!\COMP_CCD|Add2~5 )) # (!\COMP_CCD|process_2:count[3]~q  & ((\COMP_CCD|Add2~5 ) # (GND)))
// \COMP_CCD|Add2~7  = CARRY((!\COMP_CCD|Add2~5 ) # (!\COMP_CCD|process_2:count[3]~q ))

	.dataa(\COMP_CCD|process_2:count[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~5 ),
	.combout(\COMP_CCD|Add2~6_combout ),
	.cout(\COMP_CCD|Add2~7 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~6 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \COMP_CCD|Add2~8 (
// Equation(s):
// \COMP_CCD|Add2~8_combout  = (\COMP_CCD|process_2:count[4]~q  & (\COMP_CCD|Add2~7  $ (GND))) # (!\COMP_CCD|process_2:count[4]~q  & (!\COMP_CCD|Add2~7  & VCC))
// \COMP_CCD|Add2~9  = CARRY((\COMP_CCD|process_2:count[4]~q  & !\COMP_CCD|Add2~7 ))

	.dataa(\COMP_CCD|process_2:count[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~7 ),
	.combout(\COMP_CCD|Add2~8_combout ),
	.cout(\COMP_CCD|Add2~9 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~8 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \COMP_CCD|Add2~24 (
// Equation(s):
// \COMP_CCD|Add2~24_combout  = (\COMP_CCD|process_2:count[12]~q  & (\COMP_CCD|Add2~23  $ (GND))) # (!\COMP_CCD|process_2:count[12]~q  & (!\COMP_CCD|Add2~23  & VCC))
// \COMP_CCD|Add2~25  = CARRY((\COMP_CCD|process_2:count[12]~q  & !\COMP_CCD|Add2~23 ))

	.dataa(\COMP_CCD|process_2:count[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~23 ),
	.combout(\COMP_CCD|Add2~24_combout ),
	.cout(\COMP_CCD|Add2~25 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~24 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \COMP_CCD|Add2~26 (
// Equation(s):
// \COMP_CCD|Add2~26_combout  = (\COMP_CCD|process_2:count[13]~q  & (!\COMP_CCD|Add2~25 )) # (!\COMP_CCD|process_2:count[13]~q  & ((\COMP_CCD|Add2~25 ) # (GND)))
// \COMP_CCD|Add2~27  = CARRY((!\COMP_CCD|Add2~25 ) # (!\COMP_CCD|process_2:count[13]~q ))

	.dataa(\COMP_CCD|process_2:count[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~25 ),
	.combout(\COMP_CCD|Add2~26_combout ),
	.cout(\COMP_CCD|Add2~27 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~26 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \COMP_CCD|process_2:count[13] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[13] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \COMP_CCD|Add2~28 (
// Equation(s):
// \COMP_CCD|Add2~28_combout  = (\COMP_CCD|process_2:count[14]~q  & (\COMP_CCD|Add2~27  $ (GND))) # (!\COMP_CCD|process_2:count[14]~q  & (!\COMP_CCD|Add2~27  & VCC))
// \COMP_CCD|Add2~29  = CARRY((\COMP_CCD|process_2:count[14]~q  & !\COMP_CCD|Add2~27 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~27 ),
	.combout(\COMP_CCD|Add2~28_combout ),
	.cout(\COMP_CCD|Add2~29 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~28 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \COMP_CCD|process_2:count[14] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[14] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \COMP_CCD|Add2~30 (
// Equation(s):
// \COMP_CCD|Add2~30_combout  = (\COMP_CCD|process_2:count[15]~q  & (!\COMP_CCD|Add2~29 )) # (!\COMP_CCD|process_2:count[15]~q  & ((\COMP_CCD|Add2~29 ) # (GND)))
// \COMP_CCD|Add2~31  = CARRY((!\COMP_CCD|Add2~29 ) # (!\COMP_CCD|process_2:count[15]~q ))

	.dataa(\COMP_CCD|process_2:count[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~29 ),
	.combout(\COMP_CCD|Add2~30_combout ),
	.cout(\COMP_CCD|Add2~31 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~30 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \COMP_CCD|process_2:count[15] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[15] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \COMP_CCD|Add2~32 (
// Equation(s):
// \COMP_CCD|Add2~32_combout  = (\COMP_CCD|process_2:count[16]~q  & (\COMP_CCD|Add2~31  $ (GND))) # (!\COMP_CCD|process_2:count[16]~q  & (!\COMP_CCD|Add2~31  & VCC))
// \COMP_CCD|Add2~33  = CARRY((\COMP_CCD|process_2:count[16]~q  & !\COMP_CCD|Add2~31 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~31 ),
	.combout(\COMP_CCD|Add2~32_combout ),
	.cout(\COMP_CCD|Add2~33 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~32 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \COMP_CCD|process_2:count[16] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[16] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \COMP_CCD|Add2~34 (
// Equation(s):
// \COMP_CCD|Add2~34_combout  = (\COMP_CCD|process_2:count[17]~q  & (!\COMP_CCD|Add2~33 )) # (!\COMP_CCD|process_2:count[17]~q  & ((\COMP_CCD|Add2~33 ) # (GND)))
// \COMP_CCD|Add2~35  = CARRY((!\COMP_CCD|Add2~33 ) # (!\COMP_CCD|process_2:count[17]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~33 ),
	.combout(\COMP_CCD|Add2~34_combout ),
	.cout(\COMP_CCD|Add2~35 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~34 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \COMP_CCD|process_2:count[17] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[17] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \COMP_CCD|Add2~36 (
// Equation(s):
// \COMP_CCD|Add2~36_combout  = (\COMP_CCD|process_2:count[18]~q  & (\COMP_CCD|Add2~35  $ (GND))) # (!\COMP_CCD|process_2:count[18]~q  & (!\COMP_CCD|Add2~35  & VCC))
// \COMP_CCD|Add2~37  = CARRY((\COMP_CCD|process_2:count[18]~q  & !\COMP_CCD|Add2~35 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~35 ),
	.combout(\COMP_CCD|Add2~36_combout ),
	.cout(\COMP_CCD|Add2~37 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~36 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \COMP_CCD|process_2:count[18] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[18] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \COMP_CCD|Add2~38 (
// Equation(s):
// \COMP_CCD|Add2~38_combout  = (\COMP_CCD|process_2:count[19]~q  & (!\COMP_CCD|Add2~37 )) # (!\COMP_CCD|process_2:count[19]~q  & ((\COMP_CCD|Add2~37 ) # (GND)))
// \COMP_CCD|Add2~39  = CARRY((!\COMP_CCD|Add2~37 ) # (!\COMP_CCD|process_2:count[19]~q ))

	.dataa(\COMP_CCD|process_2:count[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~37 ),
	.combout(\COMP_CCD|Add2~38_combout ),
	.cout(\COMP_CCD|Add2~39 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~38 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \COMP_CCD|process_2:count[19] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[19] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \COMP_CCD|Add2~40 (
// Equation(s):
// \COMP_CCD|Add2~40_combout  = (\COMP_CCD|process_2:count[20]~q  & (\COMP_CCD|Add2~39  $ (GND))) # (!\COMP_CCD|process_2:count[20]~q  & (!\COMP_CCD|Add2~39  & VCC))
// \COMP_CCD|Add2~41  = CARRY((\COMP_CCD|process_2:count[20]~q  & !\COMP_CCD|Add2~39 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~39 ),
	.combout(\COMP_CCD|Add2~40_combout ),
	.cout(\COMP_CCD|Add2~41 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~40 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \COMP_CCD|process_2:count[20] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[20] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \COMP_CCD|Add2~42 (
// Equation(s):
// \COMP_CCD|Add2~42_combout  = (\COMP_CCD|process_2:count[21]~q  & (!\COMP_CCD|Add2~41 )) # (!\COMP_CCD|process_2:count[21]~q  & ((\COMP_CCD|Add2~41 ) # (GND)))
// \COMP_CCD|Add2~43  = CARRY((!\COMP_CCD|Add2~41 ) # (!\COMP_CCD|process_2:count[21]~q ))

	.dataa(\COMP_CCD|process_2:count[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~41 ),
	.combout(\COMP_CCD|Add2~42_combout ),
	.cout(\COMP_CCD|Add2~43 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~42 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \COMP_CCD|process_2:count[21] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[21] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \COMP_CCD|Add2~44 (
// Equation(s):
// \COMP_CCD|Add2~44_combout  = (\COMP_CCD|process_2:count[22]~q  & (\COMP_CCD|Add2~43  $ (GND))) # (!\COMP_CCD|process_2:count[22]~q  & (!\COMP_CCD|Add2~43  & VCC))
// \COMP_CCD|Add2~45  = CARRY((\COMP_CCD|process_2:count[22]~q  & !\COMP_CCD|Add2~43 ))

	.dataa(\COMP_CCD|process_2:count[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~43 ),
	.combout(\COMP_CCD|Add2~44_combout ),
	.cout(\COMP_CCD|Add2~45 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~44 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \COMP_CCD|process_2:count[22] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[22] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \COMP_CCD|Add2~46 (
// Equation(s):
// \COMP_CCD|Add2~46_combout  = (\COMP_CCD|process_2:count[23]~q  & (!\COMP_CCD|Add2~45 )) # (!\COMP_CCD|process_2:count[23]~q  & ((\COMP_CCD|Add2~45 ) # (GND)))
// \COMP_CCD|Add2~47  = CARRY((!\COMP_CCD|Add2~45 ) # (!\COMP_CCD|process_2:count[23]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~45 ),
	.combout(\COMP_CCD|Add2~46_combout ),
	.cout(\COMP_CCD|Add2~47 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~46 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \COMP_CCD|process_2:count[23] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[23] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \COMP_CCD|Add2~48 (
// Equation(s):
// \COMP_CCD|Add2~48_combout  = (\COMP_CCD|process_2:count[24]~q  & (\COMP_CCD|Add2~47  $ (GND))) # (!\COMP_CCD|process_2:count[24]~q  & (!\COMP_CCD|Add2~47  & VCC))
// \COMP_CCD|Add2~49  = CARRY((\COMP_CCD|process_2:count[24]~q  & !\COMP_CCD|Add2~47 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~47 ),
	.combout(\COMP_CCD|Add2~48_combout ),
	.cout(\COMP_CCD|Add2~49 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~48 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \COMP_CCD|process_2:count[24] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[24] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \COMP_CCD|Add2~50 (
// Equation(s):
// \COMP_CCD|Add2~50_combout  = (\COMP_CCD|process_2:count[25]~q  & (!\COMP_CCD|Add2~49 )) # (!\COMP_CCD|process_2:count[25]~q  & ((\COMP_CCD|Add2~49 ) # (GND)))
// \COMP_CCD|Add2~51  = CARRY((!\COMP_CCD|Add2~49 ) # (!\COMP_CCD|process_2:count[25]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~49 ),
	.combout(\COMP_CCD|Add2~50_combout ),
	.cout(\COMP_CCD|Add2~51 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~50 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \COMP_CCD|process_2:count[25] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[25] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \COMP_CCD|Add2~52 (
// Equation(s):
// \COMP_CCD|Add2~52_combout  = (\COMP_CCD|process_2:count[26]~q  & (\COMP_CCD|Add2~51  $ (GND))) # (!\COMP_CCD|process_2:count[26]~q  & (!\COMP_CCD|Add2~51  & VCC))
// \COMP_CCD|Add2~53  = CARRY((\COMP_CCD|process_2:count[26]~q  & !\COMP_CCD|Add2~51 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~51 ),
	.combout(\COMP_CCD|Add2~52_combout ),
	.cout(\COMP_CCD|Add2~53 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~52 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \COMP_CCD|process_2:count[26] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[26] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \COMP_CCD|Add2~54 (
// Equation(s):
// \COMP_CCD|Add2~54_combout  = (\COMP_CCD|process_2:count[27]~q  & (!\COMP_CCD|Add2~53 )) # (!\COMP_CCD|process_2:count[27]~q  & ((\COMP_CCD|Add2~53 ) # (GND)))
// \COMP_CCD|Add2~55  = CARRY((!\COMP_CCD|Add2~53 ) # (!\COMP_CCD|process_2:count[27]~q ))

	.dataa(\COMP_CCD|process_2:count[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~53 ),
	.combout(\COMP_CCD|Add2~54_combout ),
	.cout(\COMP_CCD|Add2~55 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~54 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \COMP_CCD|process_2:count[27] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[27] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \COMP_CCD|Add2~56 (
// Equation(s):
// \COMP_CCD|Add2~56_combout  = (\COMP_CCD|process_2:count[28]~q  & (\COMP_CCD|Add2~55  $ (GND))) # (!\COMP_CCD|process_2:count[28]~q  & (!\COMP_CCD|Add2~55  & VCC))
// \COMP_CCD|Add2~57  = CARRY((\COMP_CCD|process_2:count[28]~q  & !\COMP_CCD|Add2~55 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~55 ),
	.combout(\COMP_CCD|Add2~56_combout ),
	.cout(\COMP_CCD|Add2~57 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~56 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \COMP_CCD|process_2:count[28] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[28] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \COMP_CCD|Add2~58 (
// Equation(s):
// \COMP_CCD|Add2~58_combout  = (\COMP_CCD|process_2:count[29]~q  & (!\COMP_CCD|Add2~57 )) # (!\COMP_CCD|process_2:count[29]~q  & ((\COMP_CCD|Add2~57 ) # (GND)))
// \COMP_CCD|Add2~59  = CARRY((!\COMP_CCD|Add2~57 ) # (!\COMP_CCD|process_2:count[29]~q ))

	.dataa(\COMP_CCD|process_2:count[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~57 ),
	.combout(\COMP_CCD|Add2~58_combout ),
	.cout(\COMP_CCD|Add2~59 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~58 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \COMP_CCD|process_2:count[29] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[29] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \COMP_CCD|Add2~60 (
// Equation(s):
// \COMP_CCD|Add2~60_combout  = (\COMP_CCD|process_2:count[30]~q  & (\COMP_CCD|Add2~59  $ (GND))) # (!\COMP_CCD|process_2:count[30]~q  & (!\COMP_CCD|Add2~59  & VCC))
// \COMP_CCD|Add2~61  = CARRY((\COMP_CCD|process_2:count[30]~q  & !\COMP_CCD|Add2~59 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~59 ),
	.combout(\COMP_CCD|Add2~60_combout ),
	.cout(\COMP_CCD|Add2~61 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~60 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \COMP_CCD|process_2:count[30] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[30] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \COMP_CCD|LessThan1~5 (
// Equation(s):
// \COMP_CCD|LessThan1~5_combout  = (!\COMP_CCD|process_2:count[10]~q  & (!\COMP_CCD|process_2:count[11]~q  & (!\COMP_CCD|process_2:count[9]~q  & !\COMP_CCD|process_2:count[8]~q )))

	.dataa(\COMP_CCD|process_2:count[10]~q ),
	.datab(\COMP_CCD|process_2:count[11]~q ),
	.datac(\COMP_CCD|process_2:count[9]~q ),
	.datad(\COMP_CCD|process_2:count[8]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~5 .lut_mask = 16'h0001;
defparam \COMP_CCD|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \COMP_CCD|Equal2~0 (
// Equation(s):
// \COMP_CCD|Equal2~0_combout  = (!\COMP_CCD|process_2:count[5]~q  & (!\COMP_CCD|process_2:count[7]~q  & \COMP_CCD|LessThan1~5_combout ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[5]~q ),
	.datac(\COMP_CCD|process_2:count[7]~q ),
	.datad(\COMP_CCD|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal2~0 .lut_mask = 16'h0300;
defparam \COMP_CCD|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \COMP_CCD|LessThan1~1 (
// Equation(s):
// \COMP_CCD|LessThan1~1_combout  = (!\COMP_CCD|process_2:count[22]~q  & (!\COMP_CCD|process_2:count[24]~q  & (!\COMP_CCD|process_2:count[21]~q  & !\COMP_CCD|process_2:count[23]~q )))

	.dataa(\COMP_CCD|process_2:count[22]~q ),
	.datab(\COMP_CCD|process_2:count[24]~q ),
	.datac(\COMP_CCD|process_2:count[21]~q ),
	.datad(\COMP_CCD|process_2:count[23]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~1 .lut_mask = 16'h0001;
defparam \COMP_CCD|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \COMP_CCD|LessThan1~3 (
// Equation(s):
// \COMP_CCD|LessThan1~3_combout  = (!\COMP_CCD|process_2:count[13]~q  & (!\COMP_CCD|process_2:count[16]~q  & (!\COMP_CCD|process_2:count[15]~q  & !\COMP_CCD|process_2:count[14]~q )))

	.dataa(\COMP_CCD|process_2:count[13]~q ),
	.datab(\COMP_CCD|process_2:count[16]~q ),
	.datac(\COMP_CCD|process_2:count[15]~q ),
	.datad(\COMP_CCD|process_2:count[14]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~3 .lut_mask = 16'h0001;
defparam \COMP_CCD|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \COMP_CCD|LessThan1~0 (
// Equation(s):
// \COMP_CCD|LessThan1~0_combout  = (!\COMP_CCD|process_2:count[27]~q  & (!\COMP_CCD|process_2:count[26]~q  & (!\COMP_CCD|process_2:count[25]~q  & !\COMP_CCD|process_2:count[28]~q )))

	.dataa(\COMP_CCD|process_2:count[27]~q ),
	.datab(\COMP_CCD|process_2:count[26]~q ),
	.datac(\COMP_CCD|process_2:count[25]~q ),
	.datad(\COMP_CCD|process_2:count[28]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~0 .lut_mask = 16'h0001;
defparam \COMP_CCD|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \COMP_CCD|LessThan1~2 (
// Equation(s):
// \COMP_CCD|LessThan1~2_combout  = (!\COMP_CCD|process_2:count[19]~q  & (!\COMP_CCD|process_2:count[18]~q  & (!\COMP_CCD|process_2:count[17]~q  & !\COMP_CCD|process_2:count[20]~q )))

	.dataa(\COMP_CCD|process_2:count[19]~q ),
	.datab(\COMP_CCD|process_2:count[18]~q ),
	.datac(\COMP_CCD|process_2:count[17]~q ),
	.datad(\COMP_CCD|process_2:count[20]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~2 .lut_mask = 16'h0001;
defparam \COMP_CCD|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \COMP_CCD|LessThan1~4 (
// Equation(s):
// \COMP_CCD|LessThan1~4_combout  = (\COMP_CCD|LessThan1~1_combout  & (\COMP_CCD|LessThan1~3_combout  & (\COMP_CCD|LessThan1~0_combout  & \COMP_CCD|LessThan1~2_combout )))

	.dataa(\COMP_CCD|LessThan1~1_combout ),
	.datab(\COMP_CCD|LessThan1~3_combout ),
	.datac(\COMP_CCD|LessThan1~0_combout ),
	.datad(\COMP_CCD|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~4 .lut_mask = 16'h8000;
defparam \COMP_CCD|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \COMP_CCD|Equal2~1 (
// Equation(s):
// \COMP_CCD|Equal2~1_combout  = (!\COMP_CCD|process_2:count[30]~q  & (!\COMP_CCD|process_2:count[29]~q  & (\COMP_CCD|Equal2~0_combout  & \COMP_CCD|LessThan1~4_combout )))

	.dataa(\COMP_CCD|process_2:count[30]~q ),
	.datab(\COMP_CCD|process_2:count[29]~q ),
	.datac(\COMP_CCD|Equal2~0_combout ),
	.datad(\COMP_CCD|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal2~1 .lut_mask = 16'h1000;
defparam \COMP_CCD|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \COMP_CCD|count~2 (
// Equation(s):
// \COMP_CCD|count~2_combout  = (\COMP_CCD|Add2~8_combout  & (((!\COMP_CCD|Equal2~1_combout ) # (!\COMP_CCD|Equal5~1_combout )) # (!\COMP_CCD|Equal5~0_combout )))

	.dataa(\COMP_CCD|Equal5~0_combout ),
	.datab(\COMP_CCD|Equal5~1_combout ),
	.datac(\COMP_CCD|Add2~8_combout ),
	.datad(\COMP_CCD|Equal2~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|count~2 .lut_mask = 16'h70F0;
defparam \COMP_CCD|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \COMP_CCD|process_2:count[4] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[4] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \COMP_CCD|Add2~10 (
// Equation(s):
// \COMP_CCD|Add2~10_combout  = (\COMP_CCD|process_2:count[5]~q  & (!\COMP_CCD|Add2~9 )) # (!\COMP_CCD|process_2:count[5]~q  & ((\COMP_CCD|Add2~9 ) # (GND)))
// \COMP_CCD|Add2~11  = CARRY((!\COMP_CCD|Add2~9 ) # (!\COMP_CCD|process_2:count[5]~q ))

	.dataa(\COMP_CCD|process_2:count[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~9 ),
	.combout(\COMP_CCD|Add2~10_combout ),
	.cout(\COMP_CCD|Add2~11 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~10 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \COMP_CCD|process_2:count[5] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[5] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \COMP_CCD|Add2~12 (
// Equation(s):
// \COMP_CCD|Add2~12_combout  = (\COMP_CCD|process_2:count[6]~q  & (\COMP_CCD|Add2~11  $ (GND))) # (!\COMP_CCD|process_2:count[6]~q  & (!\COMP_CCD|Add2~11  & VCC))
// \COMP_CCD|Add2~13  = CARRY((\COMP_CCD|process_2:count[6]~q  & !\COMP_CCD|Add2~11 ))

	.dataa(\COMP_CCD|process_2:count[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~11 ),
	.combout(\COMP_CCD|Add2~12_combout ),
	.cout(\COMP_CCD|Add2~13 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~12 .lut_mask = 16'hA50A;
defparam \COMP_CCD|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \COMP_CCD|Add2~14 (
// Equation(s):
// \COMP_CCD|Add2~14_combout  = (\COMP_CCD|process_2:count[7]~q  & (!\COMP_CCD|Add2~13 )) # (!\COMP_CCD|process_2:count[7]~q  & ((\COMP_CCD|Add2~13 ) # (GND)))
// \COMP_CCD|Add2~15  = CARRY((!\COMP_CCD|Add2~13 ) # (!\COMP_CCD|process_2:count[7]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~13 ),
	.combout(\COMP_CCD|Add2~14_combout ),
	.cout(\COMP_CCD|Add2~15 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~14 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \COMP_CCD|process_2:count[7] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[7] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \COMP_CCD|Add2~16 (
// Equation(s):
// \COMP_CCD|Add2~16_combout  = (\COMP_CCD|process_2:count[8]~q  & (\COMP_CCD|Add2~15  $ (GND))) # (!\COMP_CCD|process_2:count[8]~q  & (!\COMP_CCD|Add2~15  & VCC))
// \COMP_CCD|Add2~17  = CARRY((\COMP_CCD|process_2:count[8]~q  & !\COMP_CCD|Add2~15 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~15 ),
	.combout(\COMP_CCD|Add2~16_combout ),
	.cout(\COMP_CCD|Add2~17 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~16 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \COMP_CCD|process_2:count[8] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[8] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \COMP_CCD|Add2~18 (
// Equation(s):
// \COMP_CCD|Add2~18_combout  = (\COMP_CCD|process_2:count[9]~q  & (!\COMP_CCD|Add2~17 )) # (!\COMP_CCD|process_2:count[9]~q  & ((\COMP_CCD|Add2~17 ) # (GND)))
// \COMP_CCD|Add2~19  = CARRY((!\COMP_CCD|Add2~17 ) # (!\COMP_CCD|process_2:count[9]~q ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~17 ),
	.combout(\COMP_CCD|Add2~18_combout ),
	.cout(\COMP_CCD|Add2~19 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~18 .lut_mask = 16'h3C3F;
defparam \COMP_CCD|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \COMP_CCD|process_2:count[9] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[9] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \COMP_CCD|Add2~20 (
// Equation(s):
// \COMP_CCD|Add2~20_combout  = (\COMP_CCD|process_2:count[10]~q  & (\COMP_CCD|Add2~19  $ (GND))) # (!\COMP_CCD|process_2:count[10]~q  & (!\COMP_CCD|Add2~19  & VCC))
// \COMP_CCD|Add2~21  = CARRY((\COMP_CCD|process_2:count[10]~q  & !\COMP_CCD|Add2~19 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~19 ),
	.combout(\COMP_CCD|Add2~20_combout ),
	.cout(\COMP_CCD|Add2~21 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~20 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \COMP_CCD|process_2:count[10] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[10] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \COMP_CCD|Add2~22 (
// Equation(s):
// \COMP_CCD|Add2~22_combout  = (\COMP_CCD|process_2:count[11]~q  & (!\COMP_CCD|Add2~21 )) # (!\COMP_CCD|process_2:count[11]~q  & ((\COMP_CCD|Add2~21 ) # (GND)))
// \COMP_CCD|Add2~23  = CARRY((!\COMP_CCD|Add2~21 ) # (!\COMP_CCD|process_2:count[11]~q ))

	.dataa(\COMP_CCD|process_2:count[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~21 ),
	.combout(\COMP_CCD|Add2~22_combout ),
	.cout(\COMP_CCD|Add2~23 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~22 .lut_mask = 16'h5A5F;
defparam \COMP_CCD|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \COMP_CCD|process_2:count[11] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[11] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \COMP_CCD|count~0 (
// Equation(s):
// \COMP_CCD|count~0_combout  = (\COMP_CCD|Add2~24_combout  & (((!\COMP_CCD|Equal2~1_combout ) # (!\COMP_CCD|Equal5~1_combout )) # (!\COMP_CCD|Equal5~0_combout )))

	.dataa(\COMP_CCD|Equal5~0_combout ),
	.datab(\COMP_CCD|Equal5~1_combout ),
	.datac(\COMP_CCD|Add2~24_combout ),
	.datad(\COMP_CCD|Equal2~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|count~0 .lut_mask = 16'h70F0;
defparam \COMP_CCD|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \COMP_CCD|process_2:count[12] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[12] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \COMP_CCD|Add2~62 (
// Equation(s):
// \COMP_CCD|Add2~62_combout  = \COMP_CCD|process_2:count[31]~q  $ (\COMP_CCD|Add2~61 )

	.dataa(\COMP_CCD|process_2:count[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\COMP_CCD|Add2~61 ),
	.combout(\COMP_CCD|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Add2~62 .lut_mask = 16'h5A5A;
defparam \COMP_CCD|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \COMP_CCD|process_2:count[31] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|Add2~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[31] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \COMP_CCD|Equal5~1 (
// Equation(s):
// \COMP_CCD|Equal5~1_combout  = (!\COMP_CCD|process_2:count[2]~q  & (\COMP_CCD|process_2:count[12]~q  & (!\COMP_CCD|process_2:count[31]~q  & \COMP_CCD|process_2:count[6]~q )))

	.dataa(\COMP_CCD|process_2:count[2]~q ),
	.datab(\COMP_CCD|process_2:count[12]~q ),
	.datac(\COMP_CCD|process_2:count[31]~q ),
	.datad(\COMP_CCD|process_2:count[6]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal5~1 .lut_mask = 16'h0400;
defparam \COMP_CCD|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \COMP_CCD|Add2~4 (
// Equation(s):
// \COMP_CCD|Add2~4_combout  = (\COMP_CCD|process_2:count[2]~q  & (\COMP_CCD|Add2~3  $ (GND))) # (!\COMP_CCD|process_2:count[2]~q  & (!\COMP_CCD|Add2~3  & VCC))
// \COMP_CCD|Add2~5  = CARRY((\COMP_CCD|process_2:count[2]~q  & !\COMP_CCD|Add2~3 ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_CCD|Add2~3 ),
	.combout(\COMP_CCD|Add2~4_combout ),
	.cout(\COMP_CCD|Add2~5 ));
// synopsys translate_off
defparam \COMP_CCD|Add2~4 .lut_mask = 16'hC30C;
defparam \COMP_CCD|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \COMP_CCD|count~4 (
// Equation(s):
// \COMP_CCD|count~4_combout  = (\COMP_CCD|Add2~4_combout  & (((!\COMP_CCD|Equal2~1_combout ) # (!\COMP_CCD|Equal5~1_combout )) # (!\COMP_CCD|Equal5~0_combout )))

	.dataa(\COMP_CCD|Equal5~0_combout ),
	.datab(\COMP_CCD|Equal5~1_combout ),
	.datac(\COMP_CCD|Add2~4_combout ),
	.datad(\COMP_CCD|Equal2~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|count~4 .lut_mask = 16'h70F0;
defparam \COMP_CCD|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \COMP_CCD|process_2:count[2] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[2] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \COMP_CCD|count~3 (
// Equation(s):
// \COMP_CCD|count~3_combout  = (\COMP_CCD|Add2~6_combout  & (((!\COMP_CCD|Equal2~1_combout ) # (!\COMP_CCD|Equal5~0_combout )) # (!\COMP_CCD|Equal5~1_combout )))

	.dataa(\COMP_CCD|Add2~6_combout ),
	.datab(\COMP_CCD|Equal5~1_combout ),
	.datac(\COMP_CCD|Equal5~0_combout ),
	.datad(\COMP_CCD|Equal2~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|count~3 .lut_mask = 16'h2AAA;
defparam \COMP_CCD|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \COMP_CCD|process_2:count[3] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[3] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \COMP_CCD|Equal5~0 (
// Equation(s):
// \COMP_CCD|Equal5~0_combout  = (\COMP_CCD|process_2:count[1]~q  & (\COMP_CCD|process_2:count[0]~q  & (\COMP_CCD|process_2:count[3]~q  & \COMP_CCD|process_2:count[4]~q )))

	.dataa(\COMP_CCD|process_2:count[1]~q ),
	.datab(\COMP_CCD|process_2:count[0]~q ),
	.datac(\COMP_CCD|process_2:count[3]~q ),
	.datad(\COMP_CCD|process_2:count[4]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal5~0 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \COMP_CCD|count~1 (
// Equation(s):
// \COMP_CCD|count~1_combout  = (\COMP_CCD|Add2~12_combout  & (((!\COMP_CCD|Equal2~1_combout ) # (!\COMP_CCD|Equal5~1_combout )) # (!\COMP_CCD|Equal5~0_combout )))

	.dataa(\COMP_CCD|Equal5~0_combout ),
	.datab(\COMP_CCD|Equal5~1_combout ),
	.datac(\COMP_CCD|Add2~12_combout ),
	.datad(\COMP_CCD|Equal2~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|count~1 .lut_mask = 16'h70F0;
defparam \COMP_CCD|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \COMP_CCD|process_2:count[6] (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|process_2:count[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|process_2:count[6] .is_wysiwyg = "true";
defparam \COMP_CCD|process_2:count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \COMP_CCD|Equal2~2 (
// Equation(s):
// \COMP_CCD|Equal2~2_combout  = (!\COMP_CCD|process_2:count[6]~q  & (!\COMP_CCD|process_2:count[3]~q  & (!\COMP_CCD|process_2:count[12]~q  & !\COMP_CCD|process_2:count[4]~q )))

	.dataa(\COMP_CCD|process_2:count[6]~q ),
	.datab(\COMP_CCD|process_2:count[3]~q ),
	.datac(\COMP_CCD|process_2:count[12]~q ),
	.datad(\COMP_CCD|process_2:count[4]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal2~2 .lut_mask = 16'h0001;
defparam \COMP_CCD|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \COMP_CCD|LessThan0~0 (
// Equation(s):
// \COMP_CCD|LessThan0~0_combout  = (!\COMP_CCD|process_2:count[2]~q  & ((!\COMP_CCD|process_2:count[0]~q ) # (!\COMP_CCD|process_2:count[1]~q )))

	.dataa(\COMP_CCD|process_2:count[1]~q ),
	.datab(\COMP_CCD|process_2:count[0]~q ),
	.datac(\COMP_CCD|process_2:count[2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan0~0 .lut_mask = 16'h0707;
defparam \COMP_CCD|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \COMP_CCD|LessThan0~1 (
// Equation(s):
// \COMP_CCD|LessThan0~1_combout  = (\COMP_CCD|process_2:count[31]~q ) # ((\COMP_CCD|Equal2~2_combout  & (\COMP_CCD|Equal2~1_combout  & \COMP_CCD|LessThan0~0_combout )))

	.dataa(\COMP_CCD|Equal2~2_combout ),
	.datab(\COMP_CCD|process_2:count[31]~q ),
	.datac(\COMP_CCD|Equal2~1_combout ),
	.datad(\COMP_CCD|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan0~1 .lut_mask = 16'hECCC;
defparam \COMP_CCD|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \COMP_CCD|LessThan1~6 (
// Equation(s):
// \COMP_CCD|LessThan1~6_combout  = (!\COMP_CCD|process_2:count[30]~q  & (!\COMP_CCD|process_2:count[29]~q  & \COMP_CCD|LessThan1~4_combout ))

	.dataa(\COMP_CCD|process_2:count[30]~q ),
	.datab(gnd),
	.datac(\COMP_CCD|process_2:count[29]~q ),
	.datad(\COMP_CCD|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~6 .lut_mask = 16'h0500;
defparam \COMP_CCD|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \COMP_CCD|Equal4~0 (
// Equation(s):
// \COMP_CCD|Equal4~0_combout  = (\COMP_CCD|Equal2~2_combout  & (\COMP_CCD|process_2:count[2]~q  & (\COMP_CCD|Equal2~0_combout  & \COMP_CCD|LessThan1~6_combout )))

	.dataa(\COMP_CCD|Equal2~2_combout ),
	.datab(\COMP_CCD|process_2:count[2]~q ),
	.datac(\COMP_CCD|Equal2~0_combout ),
	.datad(\COMP_CCD|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal4~0 .lut_mask = 16'h8000;
defparam \COMP_CCD|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \COMP_CCD|Equal2~3 (
// Equation(s):
// \COMP_CCD|Equal2~3_combout  = (!\COMP_CCD|process_2:count[31]~q  & (!\COMP_CCD|process_2:count[1]~q  & \COMP_CCD|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\COMP_CCD|process_2:count[31]~q ),
	.datac(\COMP_CCD|process_2:count[1]~q ),
	.datad(\COMP_CCD|Equal4~0_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|Equal2~3 .lut_mask = 16'h0300;
defparam \COMP_CCD|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \COMP_CCD|rog_buf~0 (
// Equation(s):
// \COMP_CCD|rog_buf~0_combout  = (!\COMP_CCD|LessThan0~1_combout  & ((\COMP_CCD|Equal2~3_combout  & (!\COMP_CCD|process_2:count[0]~q )) # (!\COMP_CCD|Equal2~3_combout  & ((\COMP_CCD|rog_buf~q )))))

	.dataa(\COMP_CCD|LessThan0~1_combout ),
	.datab(\COMP_CCD|process_2:count[0]~q ),
	.datac(\COMP_CCD|rog_buf~q ),
	.datad(\COMP_CCD|Equal2~3_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|rog_buf~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|rog_buf~0 .lut_mask = 16'h1150;
defparam \COMP_CCD|rog_buf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \COMP_CCD|rog_buf (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|rog_buf~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|rog_buf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|rog_buf .is_wysiwyg = "true";
defparam \COMP_CCD|rog_buf .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \COMP_VGA|memory_ack_reg (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMP_VGA|always0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory_ack_reg .is_wysiwyg = "true";
defparam \COMP_VGA|memory_ack_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \COMP_MEM|Add0~0 (
// Equation(s):
// \COMP_MEM|Add0~0_combout  = \COMP_MEM|addr [0] $ (VCC)
// \COMP_MEM|Add0~1  = CARRY(\COMP_MEM|addr [0])

	.dataa(gnd),
	.datab(\COMP_MEM|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_MEM|Add0~0_combout ),
	.cout(\COMP_MEM|Add0~1 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~0 .lut_mask = 16'h33CC;
defparam \COMP_MEM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \COMP_MEM|addr~67 (
// Equation(s):
// \COMP_MEM|addr~67_combout  = (\COMP_MEM|Add0~0_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\COMP_MEM|Add0~0_combout ),
	.datad(\wr_ena~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~67_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~67 .lut_mask = 16'h30A0;
defparam \COMP_MEM|addr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \COMP_MEM|cntrl~0 (
// Equation(s):
// \COMP_MEM|cntrl~0_combout  = (\wr_ena~q  & ((\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (!\COMP_CCD|rog_buf~q ))

	.dataa(gnd),
	.datab(\wr_ena~q ),
	.datac(\COMP_CCD|rog_buf~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|cntrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|cntrl~0 .lut_mask = 16'hCF03;
defparam \COMP_MEM|cntrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \COMP_MEM|LessThan0~2 (
// Equation(s):
// \COMP_MEM|LessThan0~2_combout  = (\COMP_MEM|addr [19]) # ((\COMP_MEM|addr [21]) # ((\COMP_MEM|addr [20]) # (\COMP_MEM|addr [18])))

	.dataa(\COMP_MEM|addr [19]),
	.datab(\COMP_MEM|addr [21]),
	.datac(\COMP_MEM|addr [20]),
	.datad(\COMP_MEM|addr [18]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \COMP_MEM|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \COMP_MEM|LessThan0~1 (
// Equation(s):
// \COMP_MEM|LessThan0~1_combout  = (\COMP_MEM|addr [15]) # ((\COMP_MEM|addr [14]) # ((\COMP_MEM|addr [16]) # (\COMP_MEM|addr [17])))

	.dataa(\COMP_MEM|addr [15]),
	.datab(\COMP_MEM|addr [14]),
	.datac(\COMP_MEM|addr [16]),
	.datad(\COMP_MEM|addr [17]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \COMP_MEM|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \COMP_MEM|LessThan0~3 (
// Equation(s):
// \COMP_MEM|LessThan0~3_combout  = (\COMP_MEM|addr [22]) # ((\COMP_MEM|addr [23]) # ((\COMP_MEM|addr [25]) # (\COMP_MEM|addr [24])))

	.dataa(\COMP_MEM|addr [22]),
	.datab(\COMP_MEM|addr [23]),
	.datac(\COMP_MEM|addr [25]),
	.datad(\COMP_MEM|addr [24]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \COMP_MEM|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \COMP_MEM|LessThan0~0 (
// Equation(s):
// \COMP_MEM|LessThan0~0_combout  = (\COMP_MEM|addr [12]) # ((\COMP_MEM|addr [11]) # ((\COMP_MEM|addr [13]) # (!\COMP_MEM|addr [10])))

	.dataa(\COMP_MEM|addr [12]),
	.datab(\COMP_MEM|addr [11]),
	.datac(\COMP_MEM|addr [10]),
	.datad(\COMP_MEM|addr [13]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~0 .lut_mask = 16'hFFEF;
defparam \COMP_MEM|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \COMP_MEM|LessThan0~4 (
// Equation(s):
// \COMP_MEM|LessThan0~4_combout  = (\COMP_MEM|LessThan0~2_combout ) # ((\COMP_MEM|LessThan0~1_combout ) # ((\COMP_MEM|LessThan0~3_combout ) # (\COMP_MEM|LessThan0~0_combout )))

	.dataa(\COMP_MEM|LessThan0~2_combout ),
	.datab(\COMP_MEM|LessThan0~1_combout ),
	.datac(\COMP_MEM|LessThan0~3_combout ),
	.datad(\COMP_MEM|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \COMP_MEM|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \COMP_MEM|Add0~60 (
// Equation(s):
// \COMP_MEM|Add0~60_combout  = (\COMP_MEM|addr [30] & (\COMP_MEM|Add0~59  $ (GND))) # (!\COMP_MEM|addr [30] & (!\COMP_MEM|Add0~59  & VCC))
// \COMP_MEM|Add0~61  = CARRY((\COMP_MEM|addr [30] & !\COMP_MEM|Add0~59 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~59 ),
	.combout(\COMP_MEM|Add0~60_combout ),
	.cout(\COMP_MEM|Add0~61 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~60 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \COMP_MEM|Add0~62 (
// Equation(s):
// \COMP_MEM|Add0~62_combout  = \COMP_MEM|Add0~61  $ (\COMP_MEM|addr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COMP_MEM|addr [31]),
	.cin(\COMP_MEM|Add0~61 ),
	.combout(\COMP_MEM|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|Add0~62 .lut_mask = 16'h0FF0;
defparam \COMP_MEM|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \COMP_MEM|addr~98 (
// Equation(s):
// \COMP_MEM|addr~98_combout  = (\COMP_MEM|Add0~62_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_VGA|memory_ack_reg~q ),
	.datad(\COMP_MEM|Add0~62_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~98_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~98 .lut_mask = 16'h2E00;
defparam \COMP_MEM|addr~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \COMP_MEM|addr[31] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[31] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \COMP_MEM|LessThan0~5 (
// Equation(s):
// \COMP_MEM|LessThan0~5_combout  = (\COMP_MEM|addr [28]) # ((\COMP_MEM|addr [27]) # ((\COMP_MEM|addr [26]) # (\COMP_MEM|addr [29])))

	.dataa(\COMP_MEM|addr [28]),
	.datab(\COMP_MEM|addr [27]),
	.datac(\COMP_MEM|addr [26]),
	.datad(\COMP_MEM|addr [29]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \COMP_MEM|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \COMP_MEM|LessThan0~6 (
// Equation(s):
// \COMP_MEM|LessThan0~6_combout  = (\COMP_MEM|LessThan0~5_combout ) # (\COMP_MEM|addr [30])

	.dataa(gnd),
	.datab(\COMP_MEM|LessThan0~5_combout ),
	.datac(gnd),
	.datad(\COMP_MEM|addr [30]),
	.cin(gnd),
	.combout(\COMP_MEM|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|LessThan0~6 .lut_mask = 16'hFFCC;
defparam \COMP_MEM|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \COMP_MEM|Add0~2 (
// Equation(s):
// \COMP_MEM|Add0~2_combout  = (\COMP_MEM|addr [1] & (!\COMP_MEM|Add0~1 )) # (!\COMP_MEM|addr [1] & ((\COMP_MEM|Add0~1 ) # (GND)))
// \COMP_MEM|Add0~3  = CARRY((!\COMP_MEM|Add0~1 ) # (!\COMP_MEM|addr [1]))

	.dataa(\COMP_MEM|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~1 ),
	.combout(\COMP_MEM|Add0~2_combout ),
	.cout(\COMP_MEM|Add0~3 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~2 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \COMP_MEM|addr~69 (
// Equation(s):
// \COMP_MEM|addr~69_combout  = (\COMP_MEM|Add0~2_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~2_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~69_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~69 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \COMP_MEM|addr[1] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[1] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \COMP_MEM|Add0~4 (
// Equation(s):
// \COMP_MEM|Add0~4_combout  = (\COMP_MEM|addr [2] & (\COMP_MEM|Add0~3  $ (GND))) # (!\COMP_MEM|addr [2] & (!\COMP_MEM|Add0~3  & VCC))
// \COMP_MEM|Add0~5  = CARRY((\COMP_MEM|addr [2] & !\COMP_MEM|Add0~3 ))

	.dataa(\COMP_MEM|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~3 ),
	.combout(\COMP_MEM|Add0~4_combout ),
	.cout(\COMP_MEM|Add0~5 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~4 .lut_mask = 16'hA50A;
defparam \COMP_MEM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \COMP_MEM|addr~70 (
// Equation(s):
// \COMP_MEM|addr~70_combout  = (\COMP_MEM|Add0~4_combout  & ((\wr_ena~q  & (!\COMP_VGA|memory_ack_reg~q )) # (!\wr_ena~q  & ((\COMP_CCD|rog_buf~q )))))

	.dataa(\COMP_MEM|Add0~4_combout ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\COMP_CCD|rog_buf~q ),
	.datad(\wr_ena~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~70_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~70 .lut_mask = 16'h22A0;
defparam \COMP_MEM|addr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \COMP_MEM|addr[2] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\COMP_MEM|addr~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[2] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \COMP_MEM|Add0~6 (
// Equation(s):
// \COMP_MEM|Add0~6_combout  = (\COMP_MEM|addr [3] & (!\COMP_MEM|Add0~5 )) # (!\COMP_MEM|addr [3] & ((\COMP_MEM|Add0~5 ) # (GND)))
// \COMP_MEM|Add0~7  = CARRY((!\COMP_MEM|Add0~5 ) # (!\COMP_MEM|addr [3]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~5 ),
	.combout(\COMP_MEM|Add0~6_combout ),
	.cout(\COMP_MEM|Add0~7 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~6 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \COMP_MEM|addr~71 (
// Equation(s):
// \COMP_MEM|addr~71_combout  = (\COMP_MEM|Add0~6_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~6_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~71_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~71 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \COMP_MEM|addr[3] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[3] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \COMP_MEM|Add0~8 (
// Equation(s):
// \COMP_MEM|Add0~8_combout  = (\COMP_MEM|addr [4] & (\COMP_MEM|Add0~7  $ (GND))) # (!\COMP_MEM|addr [4] & (!\COMP_MEM|Add0~7  & VCC))
// \COMP_MEM|Add0~9  = CARRY((\COMP_MEM|addr [4] & !\COMP_MEM|Add0~7 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~7 ),
	.combout(\COMP_MEM|Add0~8_combout ),
	.cout(\COMP_MEM|Add0~9 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~8 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \COMP_MEM|addr~72 (
// Equation(s):
// \COMP_MEM|addr~72_combout  = (\COMP_MEM|Add0~8_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~8_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~72_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~72 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \COMP_MEM|addr[4] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[4] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \COMP_MEM|Add0~10 (
// Equation(s):
// \COMP_MEM|Add0~10_combout  = (\COMP_MEM|addr [5] & (!\COMP_MEM|Add0~9 )) # (!\COMP_MEM|addr [5] & ((\COMP_MEM|Add0~9 ) # (GND)))
// \COMP_MEM|Add0~11  = CARRY((!\COMP_MEM|Add0~9 ) # (!\COMP_MEM|addr [5]))

	.dataa(\COMP_MEM|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~9 ),
	.combout(\COMP_MEM|Add0~10_combout ),
	.cout(\COMP_MEM|Add0~11 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~10 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \COMP_MEM|addr~73 (
// Equation(s):
// \COMP_MEM|addr~73_combout  = (\COMP_MEM|Add0~10_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\COMP_MEM|Add0~10_combout ),
	.datad(\wr_ena~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~73_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~73 .lut_mask = 16'h30A0;
defparam \COMP_MEM|addr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \COMP_MEM|addr[5] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[5] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \COMP_MEM|Add0~12 (
// Equation(s):
// \COMP_MEM|Add0~12_combout  = (\COMP_MEM|addr [6] & (\COMP_MEM|Add0~11  $ (GND))) # (!\COMP_MEM|addr [6] & (!\COMP_MEM|Add0~11  & VCC))
// \COMP_MEM|Add0~13  = CARRY((\COMP_MEM|addr [6] & !\COMP_MEM|Add0~11 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~11 ),
	.combout(\COMP_MEM|Add0~12_combout ),
	.cout(\COMP_MEM|Add0~13 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~12 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \COMP_MEM|addr~74 (
// Equation(s):
// \COMP_MEM|addr~74_combout  = (\COMP_MEM|Add0~12_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\COMP_MEM|Add0~12_combout ),
	.datad(\wr_ena~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~74_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~74 .lut_mask = 16'h30A0;
defparam \COMP_MEM|addr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \COMP_MEM|addr[6] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[6] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \COMP_MEM|Add0~14 (
// Equation(s):
// \COMP_MEM|Add0~14_combout  = (\COMP_MEM|addr [7] & (!\COMP_MEM|Add0~13 )) # (!\COMP_MEM|addr [7] & ((\COMP_MEM|Add0~13 ) # (GND)))
// \COMP_MEM|Add0~15  = CARRY((!\COMP_MEM|Add0~13 ) # (!\COMP_MEM|addr [7]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~13 ),
	.combout(\COMP_MEM|Add0~14_combout ),
	.cout(\COMP_MEM|Add0~15 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~14 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \COMP_MEM|addr~75 (
// Equation(s):
// \COMP_MEM|addr~75_combout  = (\COMP_MEM|Add0~14_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~14_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~75_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~75 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \COMP_MEM|addr[7] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[7] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \COMP_MEM|Add0~16 (
// Equation(s):
// \COMP_MEM|Add0~16_combout  = (\COMP_MEM|addr [8] & (\COMP_MEM|Add0~15  $ (GND))) # (!\COMP_MEM|addr [8] & (!\COMP_MEM|Add0~15  & VCC))
// \COMP_MEM|Add0~17  = CARRY((\COMP_MEM|addr [8] & !\COMP_MEM|Add0~15 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~15 ),
	.combout(\COMP_MEM|Add0~16_combout ),
	.cout(\COMP_MEM|Add0~17 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~16 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \COMP_MEM|addr~76 (
// Equation(s):
// \COMP_MEM|addr~76_combout  = (\COMP_MEM|Add0~16_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_MEM|Add0~16_combout ),
	.datac(\wr_ena~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~76_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~76 .lut_mask = 16'h08C8;
defparam \COMP_MEM|addr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \COMP_MEM|addr[8] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[8] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \COMP_MEM|Add0~18 (
// Equation(s):
// \COMP_MEM|Add0~18_combout  = (\COMP_MEM|addr [9] & (!\COMP_MEM|Add0~17 )) # (!\COMP_MEM|addr [9] & ((\COMP_MEM|Add0~17 ) # (GND)))
// \COMP_MEM|Add0~19  = CARRY((!\COMP_MEM|Add0~17 ) # (!\COMP_MEM|addr [9]))

	.dataa(\COMP_MEM|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~17 ),
	.combout(\COMP_MEM|Add0~18_combout ),
	.cout(\COMP_MEM|Add0~19 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~18 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \COMP_MEM|addr~77 (
// Equation(s):
// \COMP_MEM|addr~77_combout  = (\COMP_MEM|Add0~18_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\wr_ena~q ),
	.datad(\COMP_MEM|Add0~18_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~77_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~77 .lut_mask = 16'h3A00;
defparam \COMP_MEM|addr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \COMP_MEM|addr[9] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[9] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \COMP_MEM|Add0~20 (
// Equation(s):
// \COMP_MEM|Add0~20_combout  = (\COMP_MEM|addr [10] & (!\COMP_MEM|Add0~19  & VCC)) # (!\COMP_MEM|addr [10] & (\COMP_MEM|Add0~19  $ (GND)))
// \COMP_MEM|Add0~21  = CARRY((!\COMP_MEM|addr [10] & !\COMP_MEM|Add0~19 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~19 ),
	.combout(\COMP_MEM|Add0~20_combout ),
	.cout(\COMP_MEM|Add0~21 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~20 .lut_mask = 16'h3C03;
defparam \COMP_MEM|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \COMP_MEM|addr~65 (
// Equation(s):
// \COMP_MEM|addr~65_combout  = (\COMP_MEM|Add0~20_combout  & ((\COMP_MEM|addr [31]) # ((!\COMP_MEM|LessThan0~4_combout  & !\COMP_MEM|LessThan0~6_combout ))))

	.dataa(\COMP_MEM|LessThan0~4_combout ),
	.datab(\COMP_MEM|addr [31]),
	.datac(\COMP_MEM|LessThan0~6_combout ),
	.datad(\COMP_MEM|Add0~20_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~65_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~65 .lut_mask = 16'hCD00;
defparam \COMP_MEM|addr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \COMP_MEM|addr~66 (
// Equation(s):
// \COMP_MEM|addr~66_combout  = (\COMP_MEM|cntrl~0_combout ) # ((!\COMP_MEM|addr~65_combout  & ((\COMP_MEM|addr [10]) # (\COMP_MEM|addr [31]))))

	.dataa(\COMP_MEM|cntrl~0_combout ),
	.datab(\COMP_MEM|addr~65_combout ),
	.datac(\COMP_MEM|addr [10]),
	.datad(\COMP_MEM|addr [31]),
	.cin(gnd),
	.combout(\COMP_MEM|addr~66_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~66 .lut_mask = 16'hBBBA;
defparam \COMP_MEM|addr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \COMP_MEM|addr[10] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[10] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \COMP_MEM|Add0~22 (
// Equation(s):
// \COMP_MEM|Add0~22_combout  = (\COMP_MEM|addr [11] & (!\COMP_MEM|Add0~21 )) # (!\COMP_MEM|addr [11] & ((\COMP_MEM|Add0~21 ) # (GND)))
// \COMP_MEM|Add0~23  = CARRY((!\COMP_MEM|Add0~21 ) # (!\COMP_MEM|addr [11]))

	.dataa(\COMP_MEM|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~21 ),
	.combout(\COMP_MEM|Add0~22_combout ),
	.cout(\COMP_MEM|Add0~23 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~22 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \COMP_MEM|addr~78 (
// Equation(s):
// \COMP_MEM|addr~78_combout  = (\COMP_MEM|Add0~22_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_MEM|Add0~22_combout ),
	.datac(\wr_ena~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~78_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~78 .lut_mask = 16'h08C8;
defparam \COMP_MEM|addr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \COMP_MEM|addr[11] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[11] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \COMP_MEM|Add0~24 (
// Equation(s):
// \COMP_MEM|Add0~24_combout  = (\COMP_MEM|addr [12] & (\COMP_MEM|Add0~23  $ (GND))) # (!\COMP_MEM|addr [12] & (!\COMP_MEM|Add0~23  & VCC))
// \COMP_MEM|Add0~25  = CARRY((\COMP_MEM|addr [12] & !\COMP_MEM|Add0~23 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~23 ),
	.combout(\COMP_MEM|Add0~24_combout ),
	.cout(\COMP_MEM|Add0~25 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~24 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \COMP_MEM|addr~79 (
// Equation(s):
// \COMP_MEM|addr~79_combout  = (\COMP_MEM|Add0~24_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_MEM|Add0~24_combout ),
	.datac(\wr_ena~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~79_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~79 .lut_mask = 16'h08C8;
defparam \COMP_MEM|addr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \COMP_MEM|addr[12] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[12] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \COMP_MEM|Add0~26 (
// Equation(s):
// \COMP_MEM|Add0~26_combout  = (\COMP_MEM|addr [13] & (!\COMP_MEM|Add0~25 )) # (!\COMP_MEM|addr [13] & ((\COMP_MEM|Add0~25 ) # (GND)))
// \COMP_MEM|Add0~27  = CARRY((!\COMP_MEM|Add0~25 ) # (!\COMP_MEM|addr [13]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~25 ),
	.combout(\COMP_MEM|Add0~26_combout ),
	.cout(\COMP_MEM|Add0~27 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~26 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \COMP_MEM|addr~80 (
// Equation(s):
// \COMP_MEM|addr~80_combout  = (\COMP_MEM|Add0~26_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\wr_ena~q ),
	.datad(\COMP_MEM|Add0~26_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~80_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~80 .lut_mask = 16'h3A00;
defparam \COMP_MEM|addr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \COMP_MEM|addr[13] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[13] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \COMP_MEM|Add0~28 (
// Equation(s):
// \COMP_MEM|Add0~28_combout  = (\COMP_MEM|addr [14] & (\COMP_MEM|Add0~27  $ (GND))) # (!\COMP_MEM|addr [14] & (!\COMP_MEM|Add0~27  & VCC))
// \COMP_MEM|Add0~29  = CARRY((\COMP_MEM|addr [14] & !\COMP_MEM|Add0~27 ))

	.dataa(\COMP_MEM|addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~27 ),
	.combout(\COMP_MEM|Add0~28_combout ),
	.cout(\COMP_MEM|Add0~29 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~28 .lut_mask = 16'hA50A;
defparam \COMP_MEM|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \COMP_MEM|addr~81 (
// Equation(s):
// \COMP_MEM|addr~81_combout  = (\COMP_MEM|Add0~28_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_MEM|Add0~28_combout ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\wr_ena~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~81_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~81 .lut_mask = 16'h08A8;
defparam \COMP_MEM|addr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \COMP_MEM|addr[14] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[14] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \COMP_MEM|Add0~30 (
// Equation(s):
// \COMP_MEM|Add0~30_combout  = (\COMP_MEM|addr [15] & (!\COMP_MEM|Add0~29 )) # (!\COMP_MEM|addr [15] & ((\COMP_MEM|Add0~29 ) # (GND)))
// \COMP_MEM|Add0~31  = CARRY((!\COMP_MEM|Add0~29 ) # (!\COMP_MEM|addr [15]))

	.dataa(\COMP_MEM|addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~29 ),
	.combout(\COMP_MEM|Add0~30_combout ),
	.cout(\COMP_MEM|Add0~31 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~30 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \COMP_MEM|addr~82 (
// Equation(s):
// \COMP_MEM|addr~82_combout  = (\COMP_MEM|Add0~30_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\COMP_MEM|Add0~30_combout ),
	.datac(\wr_ena~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~82_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~82 .lut_mask = 16'h08C8;
defparam \COMP_MEM|addr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \COMP_MEM|addr[15] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[15] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \COMP_MEM|Add0~32 (
// Equation(s):
// \COMP_MEM|Add0~32_combout  = (\COMP_MEM|addr [16] & (\COMP_MEM|Add0~31  $ (GND))) # (!\COMP_MEM|addr [16] & (!\COMP_MEM|Add0~31  & VCC))
// \COMP_MEM|Add0~33  = CARRY((\COMP_MEM|addr [16] & !\COMP_MEM|Add0~31 ))

	.dataa(\COMP_MEM|addr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~31 ),
	.combout(\COMP_MEM|Add0~32_combout ),
	.cout(\COMP_MEM|Add0~33 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~32 .lut_mask = 16'hA50A;
defparam \COMP_MEM|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \COMP_MEM|addr~83 (
// Equation(s):
// \COMP_MEM|addr~83_combout  = (\COMP_MEM|Add0~32_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_MEM|Add0~32_combout ),
	.datac(\COMP_CCD|rog_buf~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~83_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~83 .lut_mask = 16'h40C8;
defparam \COMP_MEM|addr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \COMP_MEM|addr[16] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[16] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \COMP_MEM|Add0~34 (
// Equation(s):
// \COMP_MEM|Add0~34_combout  = (\COMP_MEM|addr [17] & (!\COMP_MEM|Add0~33 )) # (!\COMP_MEM|addr [17] & ((\COMP_MEM|Add0~33 ) # (GND)))
// \COMP_MEM|Add0~35  = CARRY((!\COMP_MEM|Add0~33 ) # (!\COMP_MEM|addr [17]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~33 ),
	.combout(\COMP_MEM|Add0~34_combout ),
	.cout(\COMP_MEM|Add0~35 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~34 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \COMP_MEM|addr~84 (
// Equation(s):
// \COMP_MEM|addr~84_combout  = (\COMP_MEM|Add0~34_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_MEM|Add0~34_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~84_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~84 .lut_mask = 16'h40E0;
defparam \COMP_MEM|addr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \COMP_MEM|addr[17] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[17] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \COMP_MEM|Add0~36 (
// Equation(s):
// \COMP_MEM|Add0~36_combout  = (\COMP_MEM|addr [18] & (\COMP_MEM|Add0~35  $ (GND))) # (!\COMP_MEM|addr [18] & (!\COMP_MEM|Add0~35  & VCC))
// \COMP_MEM|Add0~37  = CARRY((\COMP_MEM|addr [18] & !\COMP_MEM|Add0~35 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~35 ),
	.combout(\COMP_MEM|Add0~36_combout ),
	.cout(\COMP_MEM|Add0~37 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~36 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \COMP_MEM|addr~85 (
// Equation(s):
// \COMP_MEM|addr~85_combout  = (\COMP_MEM|Add0~36_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~36_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~85_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~85 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \COMP_MEM|addr[18] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[18] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \COMP_MEM|Add0~38 (
// Equation(s):
// \COMP_MEM|Add0~38_combout  = (\COMP_MEM|addr [19] & (!\COMP_MEM|Add0~37 )) # (!\COMP_MEM|addr [19] & ((\COMP_MEM|Add0~37 ) # (GND)))
// \COMP_MEM|Add0~39  = CARRY((!\COMP_MEM|Add0~37 ) # (!\COMP_MEM|addr [19]))

	.dataa(\COMP_MEM|addr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~37 ),
	.combout(\COMP_MEM|Add0~38_combout ),
	.cout(\COMP_MEM|Add0~39 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~38 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \COMP_MEM|addr~86 (
// Equation(s):
// \COMP_MEM|addr~86_combout  = (\COMP_MEM|Add0~38_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~38_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~86_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~86 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \COMP_MEM|addr[19] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[19] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \COMP_MEM|Add0~40 (
// Equation(s):
// \COMP_MEM|Add0~40_combout  = (\COMP_MEM|addr [20] & (\COMP_MEM|Add0~39  $ (GND))) # (!\COMP_MEM|addr [20] & (!\COMP_MEM|Add0~39  & VCC))
// \COMP_MEM|Add0~41  = CARRY((\COMP_MEM|addr [20] & !\COMP_MEM|Add0~39 ))

	.dataa(\COMP_MEM|addr [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~39 ),
	.combout(\COMP_MEM|Add0~40_combout ),
	.cout(\COMP_MEM|Add0~41 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~40 .lut_mask = 16'hA50A;
defparam \COMP_MEM|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \COMP_MEM|addr~87 (
// Equation(s):
// \COMP_MEM|addr~87_combout  = (\COMP_MEM|Add0~40_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_MEM|Add0~40_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~87_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~87 .lut_mask = 16'h40E0;
defparam \COMP_MEM|addr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \COMP_MEM|addr[20] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[20] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \COMP_MEM|Add0~42 (
// Equation(s):
// \COMP_MEM|Add0~42_combout  = (\COMP_MEM|addr [21] & (!\COMP_MEM|Add0~41 )) # (!\COMP_MEM|addr [21] & ((\COMP_MEM|Add0~41 ) # (GND)))
// \COMP_MEM|Add0~43  = CARRY((!\COMP_MEM|Add0~41 ) # (!\COMP_MEM|addr [21]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~41 ),
	.combout(\COMP_MEM|Add0~42_combout ),
	.cout(\COMP_MEM|Add0~43 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~42 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \COMP_MEM|addr~88 (
// Equation(s):
// \COMP_MEM|addr~88_combout  = (\COMP_MEM|Add0~42_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~42_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~88_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~88 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \COMP_MEM|addr[21] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[21] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \COMP_MEM|Add0~44 (
// Equation(s):
// \COMP_MEM|Add0~44_combout  = (\COMP_MEM|addr [22] & (\COMP_MEM|Add0~43  $ (GND))) # (!\COMP_MEM|addr [22] & (!\COMP_MEM|Add0~43  & VCC))
// \COMP_MEM|Add0~45  = CARRY((\COMP_MEM|addr [22] & !\COMP_MEM|Add0~43 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~43 ),
	.combout(\COMP_MEM|Add0~44_combout ),
	.cout(\COMP_MEM|Add0~45 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~44 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \COMP_MEM|addr~89 (
// Equation(s):
// \COMP_MEM|addr~89_combout  = (\COMP_MEM|Add0~44_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_MEM|Add0~44_combout ),
	.datac(\COMP_CCD|rog_buf~q ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~89_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~89 .lut_mask = 16'h40C8;
defparam \COMP_MEM|addr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \COMP_MEM|addr[22] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[22] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \COMP_MEM|Add0~46 (
// Equation(s):
// \COMP_MEM|Add0~46_combout  = (\COMP_MEM|addr [23] & (!\COMP_MEM|Add0~45 )) # (!\COMP_MEM|addr [23] & ((\COMP_MEM|Add0~45 ) # (GND)))
// \COMP_MEM|Add0~47  = CARRY((!\COMP_MEM|Add0~45 ) # (!\COMP_MEM|addr [23]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~45 ),
	.combout(\COMP_MEM|Add0~46_combout ),
	.cout(\COMP_MEM|Add0~47 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~46 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \COMP_MEM|addr~90 (
// Equation(s):
// \COMP_MEM|addr~90_combout  = (\COMP_MEM|Add0~46_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_MEM|Add0~46_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~90_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~90 .lut_mask = 16'h40E0;
defparam \COMP_MEM|addr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \COMP_MEM|addr[23] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[23] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \COMP_MEM|Add0~48 (
// Equation(s):
// \COMP_MEM|Add0~48_combout  = (\COMP_MEM|addr [24] & (\COMP_MEM|Add0~47  $ (GND))) # (!\COMP_MEM|addr [24] & (!\COMP_MEM|Add0~47  & VCC))
// \COMP_MEM|Add0~49  = CARRY((\COMP_MEM|addr [24] & !\COMP_MEM|Add0~47 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~47 ),
	.combout(\COMP_MEM|Add0~48_combout ),
	.cout(\COMP_MEM|Add0~49 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~48 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \COMP_MEM|addr~91 (
// Equation(s):
// \COMP_MEM|addr~91_combout  = (\COMP_MEM|Add0~48_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_MEM|Add0~48_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~91_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~91 .lut_mask = 16'h40E0;
defparam \COMP_MEM|addr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \COMP_MEM|addr[24] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[24] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \COMP_MEM|Add0~50 (
// Equation(s):
// \COMP_MEM|Add0~50_combout  = (\COMP_MEM|addr [25] & (!\COMP_MEM|Add0~49 )) # (!\COMP_MEM|addr [25] & ((\COMP_MEM|Add0~49 ) # (GND)))
// \COMP_MEM|Add0~51  = CARRY((!\COMP_MEM|Add0~49 ) # (!\COMP_MEM|addr [25]))

	.dataa(\COMP_MEM|addr [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~49 ),
	.combout(\COMP_MEM|Add0~50_combout ),
	.cout(\COMP_MEM|Add0~51 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~50 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \COMP_MEM|addr~92 (
// Equation(s):
// \COMP_MEM|addr~92_combout  = (\COMP_MEM|Add0~50_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_VGA|memory_ack_reg~q ),
	.datad(\COMP_MEM|Add0~50_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~92_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~92 .lut_mask = 16'h4E00;
defparam \COMP_MEM|addr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \COMP_MEM|addr[25] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[25] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \COMP_MEM|Add0~52 (
// Equation(s):
// \COMP_MEM|Add0~52_combout  = (\COMP_MEM|addr [26] & (\COMP_MEM|Add0~51  $ (GND))) # (!\COMP_MEM|addr [26] & (!\COMP_MEM|Add0~51  & VCC))
// \COMP_MEM|Add0~53  = CARRY((\COMP_MEM|addr [26] & !\COMP_MEM|Add0~51 ))

	.dataa(\COMP_MEM|addr [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~51 ),
	.combout(\COMP_MEM|Add0~52_combout ),
	.cout(\COMP_MEM|Add0~53 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~52 .lut_mask = 16'hA50A;
defparam \COMP_MEM|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \COMP_MEM|addr~94 (
// Equation(s):
// \COMP_MEM|addr~94_combout  = (\COMP_MEM|Add0~52_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_MEM|Add0~52_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~94_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~94 .lut_mask = 16'h40E0;
defparam \COMP_MEM|addr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \COMP_MEM|addr[26] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[26] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \COMP_MEM|Add0~54 (
// Equation(s):
// \COMP_MEM|Add0~54_combout  = (\COMP_MEM|addr [27] & (!\COMP_MEM|Add0~53 )) # (!\COMP_MEM|addr [27] & ((\COMP_MEM|Add0~53 ) # (GND)))
// \COMP_MEM|Add0~55  = CARRY((!\COMP_MEM|Add0~53 ) # (!\COMP_MEM|addr [27]))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~53 ),
	.combout(\COMP_MEM|Add0~54_combout ),
	.cout(\COMP_MEM|Add0~55 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~54 .lut_mask = 16'h3C3F;
defparam \COMP_MEM|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \COMP_MEM|addr~95 (
// Equation(s):
// \COMP_MEM|addr~95_combout  = (\COMP_MEM|Add0~54_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\COMP_CCD|rog_buf~q ),
	.datab(\wr_ena~q ),
	.datac(\COMP_MEM|Add0~54_combout ),
	.datad(\COMP_VGA|memory_ack_reg~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~95_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~95 .lut_mask = 16'h20E0;
defparam \COMP_MEM|addr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \COMP_MEM|addr[27] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[27] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \COMP_MEM|Add0~56 (
// Equation(s):
// \COMP_MEM|Add0~56_combout  = (\COMP_MEM|addr [28] & (\COMP_MEM|Add0~55  $ (GND))) # (!\COMP_MEM|addr [28] & (!\COMP_MEM|Add0~55  & VCC))
// \COMP_MEM|Add0~57  = CARRY((\COMP_MEM|addr [28] & !\COMP_MEM|Add0~55 ))

	.dataa(gnd),
	.datab(\COMP_MEM|addr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~55 ),
	.combout(\COMP_MEM|Add0~56_combout ),
	.cout(\COMP_MEM|Add0~57 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~56 .lut_mask = 16'hC30C;
defparam \COMP_MEM|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \COMP_MEM|addr~96 (
// Equation(s):
// \COMP_MEM|addr~96_combout  = (\COMP_MEM|Add0~56_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_VGA|memory_ack_reg~q ),
	.datad(\COMP_MEM|Add0~56_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~96_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~96 .lut_mask = 16'h4E00;
defparam \COMP_MEM|addr~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \COMP_MEM|addr[28] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[28] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \COMP_MEM|Add0~58 (
// Equation(s):
// \COMP_MEM|Add0~58_combout  = (\COMP_MEM|addr [29] & (!\COMP_MEM|Add0~57 )) # (!\COMP_MEM|addr [29] & ((\COMP_MEM|Add0~57 ) # (GND)))
// \COMP_MEM|Add0~59  = CARRY((!\COMP_MEM|Add0~57 ) # (!\COMP_MEM|addr [29]))

	.dataa(\COMP_MEM|addr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_MEM|Add0~57 ),
	.combout(\COMP_MEM|Add0~58_combout ),
	.cout(\COMP_MEM|Add0~59 ));
// synopsys translate_off
defparam \COMP_MEM|Add0~58 .lut_mask = 16'h5A5F;
defparam \COMP_MEM|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \COMP_MEM|addr~97 (
// Equation(s):
// \COMP_MEM|addr~97_combout  = (\COMP_MEM|Add0~58_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_VGA|memory_ack_reg~q ),
	.datad(\COMP_MEM|Add0~58_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~97_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~97 .lut_mask = 16'h4E00;
defparam \COMP_MEM|addr~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \COMP_MEM|addr[29] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[29] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \COMP_MEM|addr~93 (
// Equation(s):
// \COMP_MEM|addr~93_combout  = (\COMP_MEM|Add0~60_combout  & ((\wr_ena~q  & ((!\COMP_VGA|memory_ack_reg~q ))) # (!\wr_ena~q  & (\COMP_CCD|rog_buf~q ))))

	.dataa(\wr_ena~q ),
	.datab(\COMP_CCD|rog_buf~q ),
	.datac(\COMP_VGA|memory_ack_reg~q ),
	.datad(\COMP_MEM|Add0~60_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr~93_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr~93 .lut_mask = 16'h4E00;
defparam \COMP_MEM|addr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \COMP_MEM|addr[30] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[30] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \COMP_MEM|addr[29]~68 (
// Equation(s):
// \COMP_MEM|addr[29]~68_combout  = (!\COMP_MEM|addr [31] & ((\COMP_MEM|addr [30]) # ((\COMP_MEM|LessThan0~5_combout ) # (\COMP_MEM|LessThan0~4_combout ))))

	.dataa(\COMP_MEM|addr [30]),
	.datab(\COMP_MEM|addr [31]),
	.datac(\COMP_MEM|LessThan0~5_combout ),
	.datad(\COMP_MEM|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\COMP_MEM|addr[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr[29]~68 .lut_mask = 16'h3332;
defparam \COMP_MEM|addr[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \COMP_MEM|addr[29]~64 (
// Equation(s):
// \COMP_MEM|addr[29]~64_combout  = ((\wr_ena~q  & (\COMP_VGA|memory_ack_reg~q )) # (!\wr_ena~q  & ((!\COMP_CCD|rog_buf~q )))) # (!\COMP_MEM|addr[29]~68_combout )

	.dataa(\COMP_MEM|addr[29]~68_combout ),
	.datab(\COMP_VGA|memory_ack_reg~q ),
	.datac(\wr_ena~q ),
	.datad(\COMP_CCD|rog_buf~q ),
	.cin(gnd),
	.combout(\COMP_MEM|addr[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_MEM|addr[29]~64 .lut_mask = 16'hD5DF;
defparam \COMP_MEM|addr[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \COMP_MEM|addr[0] (
	.clk(!\COMP_MEM|clk~clkctrl_outclk ),
	.d(\COMP_MEM|addr~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\COMP_MEM|addr[29]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_MEM|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_MEM|addr[0] .is_wysiwyg = "true";
defparam \COMP_MEM|addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \ccd_data[10]~input (
	.i(ccd_data[10]),
	.ibar(gnd),
	.o(\ccd_data[10]~input_o ));
// synopsys translate_off
defparam \ccd_data[10]~input .bus_hold = "false";
defparam \ccd_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(!\wr_ena~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\COMP_MEM|clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ccd_data[10]~input_o ,\ccd_data[8]~input_o }),
	.portaaddr({\COMP_MEM|addr [9],\COMP_MEM|addr [8],\COMP_MEM|addr [7],\COMP_MEM|addr [6],\COMP_MEM|addr [5],\COMP_MEM|addr [4],\COMP_MEM|addr [3],\COMP_MEM|addr [2],\COMP_MEM|addr [1],\COMP_MEM|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory:COMP_MEM|ram:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_sh41:auto_generated|ALTSYNCRAM";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 11;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \COMP_VGA|memory~10 (
// Equation(s):
// \COMP_VGA|memory~10_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a10 )

	.dataa(gnd),
	.datab(\COMP_VGA|always0~5_combout ),
	.datac(gnd),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~10 .lut_mask = 16'hCC00;
defparam \COMP_VGA|memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \COMP_VGA|memory[10] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [10]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[10] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \ccd_data[0]~input (
	.i(ccd_data[0]),
	.ibar(gnd),
	.o(\ccd_data[0]~input_o ));
// synopsys translate_off
defparam \ccd_data[0]~input .bus_hold = "false";
defparam \ccd_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \ccd_data[1]~input (
	.i(ccd_data[1]),
	.ibar(gnd),
	.o(\ccd_data[1]~input_o ));
// synopsys translate_off
defparam \ccd_data[1]~input .bus_hold = "false";
defparam \ccd_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \ccd_data[2]~input (
	.i(ccd_data[2]),
	.ibar(gnd),
	.o(\ccd_data[2]~input_o ));
// synopsys translate_off
defparam \ccd_data[2]~input .bus_hold = "false";
defparam \ccd_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \ccd_data[3]~input (
	.i(ccd_data[3]),
	.ibar(gnd),
	.o(\ccd_data[3]~input_o ));
// synopsys translate_off
defparam \ccd_data[3]~input .bus_hold = "false";
defparam \ccd_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \ccd_data[4]~input (
	.i(ccd_data[4]),
	.ibar(gnd),
	.o(\ccd_data[4]~input_o ));
// synopsys translate_off
defparam \ccd_data[4]~input .bus_hold = "false";
defparam \ccd_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N8
cycloneive_io_ibuf \ccd_data[5]~input (
	.i(ccd_data[5]),
	.ibar(gnd),
	.o(\ccd_data[5]~input_o ));
// synopsys translate_off
defparam \ccd_data[5]~input .bus_hold = "false";
defparam \ccd_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \ccd_data[6]~input (
	.i(ccd_data[6]),
	.ibar(gnd),
	.o(\ccd_data[6]~input_o ));
// synopsys translate_off
defparam \ccd_data[6]~input .bus_hold = "false";
defparam \ccd_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N8
cycloneive_io_ibuf \ccd_data[7]~input (
	.i(ccd_data[7]),
	.ibar(gnd),
	.o(\ccd_data[7]~input_o ));
// synopsys translate_off
defparam \ccd_data[7]~input .bus_hold = "false";
defparam \ccd_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N1
cycloneive_io_ibuf \ccd_data[9]~input (
	.i(ccd_data[9]),
	.ibar(gnd),
	.o(\ccd_data[9]~input_o ));
// synopsys translate_off
defparam \ccd_data[9]~input .bus_hold = "false";
defparam \ccd_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\wr_ena~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\COMP_MEM|clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ccd_data[9]~input_o ,\ccd_data[7]~input_o ,\ccd_data[6]~input_o ,\ccd_data[5]~input_o ,\ccd_data[4]~input_o ,\ccd_data[3]~input_o ,\ccd_data[2]~input_o ,\ccd_data[1]~input_o ,\ccd_data[0]~input_o }),
	.portaaddr({\COMP_MEM|addr [9],\COMP_MEM|addr [8],\COMP_MEM|addr [7],\COMP_MEM|addr [6],\COMP_MEM|addr [5],\COMP_MEM|addr [4],\COMP_MEM|addr [3],\COMP_MEM|addr [2],\COMP_MEM|addr [1],\COMP_MEM|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:COMP_MEM|ram:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_sh41:auto_generated|ALTSYNCRAM";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \COMP_VGA|memory~8 (
// Equation(s):
// \COMP_VGA|memory~8_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~8 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \COMP_VGA|memory[9] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[9] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \COMP_VGA|memory~9 (
// Equation(s):
// \COMP_VGA|memory~9_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout )

	.dataa(gnd),
	.datab(\COMP_VGA|always0~5_combout ),
	.datac(gnd),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~9 .lut_mask = 16'hCC00;
defparam \COMP_VGA|memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \COMP_VGA|memory[8] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[8] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \COMP_VGA|memory~6 (
// Equation(s):
// \COMP_VGA|memory~6_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~6 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \COMP_VGA|memory[7] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[7] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \COMP_VGA|memory~7 (
// Equation(s):
// \COMP_VGA|memory~7_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a6 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~7 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \COMP_VGA|memory[6] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[6] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \COMP_VGA|memory~4 (
// Equation(s):
// \COMP_VGA|memory~4_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~4 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \COMP_VGA|memory[5] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[5] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \COMP_VGA|memory~5 (
// Equation(s):
// \COMP_VGA|memory~5_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~5 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \COMP_VGA|memory[4] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[4] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \COMP_VGA|memory~2 (
// Equation(s):
// \COMP_VGA|memory~2_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a3 )

	.dataa(gnd),
	.datab(\COMP_VGA|always0~5_combout ),
	.datac(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~2 .lut_mask = 16'hC0C0;
defparam \COMP_VGA|memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \COMP_VGA|memory[3] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[3] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \COMP_VGA|memory~3 (
// Equation(s):
// \COMP_VGA|memory~3_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a2 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~3 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \COMP_VGA|memory[2] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[2] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \COMP_VGA|memory~0 (
// Equation(s):
// \COMP_VGA|memory~0_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~0 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \COMP_VGA|memory[1] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[1] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \COMP_VGA|memory~1 (
// Equation(s):
// \COMP_VGA|memory~1_combout  = (\COMP_VGA|always0~5_combout  & \COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|always0~5_combout ),
	.datad(\COMP_MEM|COMP_RAM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\COMP_VGA|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|memory~1 .lut_mask = 16'hF000;
defparam \COMP_VGA|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \COMP_VGA|memory[0] (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|memory~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|memory [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|memory[0] .is_wysiwyg = "true";
defparam \COMP_VGA|memory[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \COMP_VGA|Add2~0 (
// Equation(s):
// \COMP_VGA|Add2~0_combout  = \COMP_VGA|memory [0] $ (VCC)
// \COMP_VGA|Add2~1  = CARRY(\COMP_VGA|memory [0])

	.dataa(gnd),
	.datab(\COMP_VGA|memory [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\COMP_VGA|Add2~0_combout ),
	.cout(\COMP_VGA|Add2~1 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~0 .lut_mask = 16'h33CC;
defparam \COMP_VGA|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \COMP_VGA|Add2~2 (
// Equation(s):
// \COMP_VGA|Add2~2_combout  = (\COMP_VGA|memory [1] & (\COMP_VGA|Add2~1  & VCC)) # (!\COMP_VGA|memory [1] & (!\COMP_VGA|Add2~1 ))
// \COMP_VGA|Add2~3  = CARRY((!\COMP_VGA|memory [1] & !\COMP_VGA|Add2~1 ))

	.dataa(gnd),
	.datab(\COMP_VGA|memory [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~1 ),
	.combout(\COMP_VGA|Add2~2_combout ),
	.cout(\COMP_VGA|Add2~3 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~2 .lut_mask = 16'hC303;
defparam \COMP_VGA|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \COMP_VGA|Add2~4 (
// Equation(s):
// \COMP_VGA|Add2~4_combout  = (\COMP_VGA|memory [2] & ((GND) # (!\COMP_VGA|Add2~3 ))) # (!\COMP_VGA|memory [2] & (\COMP_VGA|Add2~3  $ (GND)))
// \COMP_VGA|Add2~5  = CARRY((\COMP_VGA|memory [2]) # (!\COMP_VGA|Add2~3 ))

	.dataa(\COMP_VGA|memory [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~3 ),
	.combout(\COMP_VGA|Add2~4_combout ),
	.cout(\COMP_VGA|Add2~5 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~4 .lut_mask = 16'h5AAF;
defparam \COMP_VGA|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \COMP_VGA|Add2~6 (
// Equation(s):
// \COMP_VGA|Add2~6_combout  = (\COMP_VGA|memory [3] & (!\COMP_VGA|Add2~5 )) # (!\COMP_VGA|memory [3] & ((\COMP_VGA|Add2~5 ) # (GND)))
// \COMP_VGA|Add2~7  = CARRY((!\COMP_VGA|Add2~5 ) # (!\COMP_VGA|memory [3]))

	.dataa(\COMP_VGA|memory [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~5 ),
	.combout(\COMP_VGA|Add2~6_combout ),
	.cout(\COMP_VGA|Add2~7 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~6 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \COMP_VGA|Add2~8 (
// Equation(s):
// \COMP_VGA|Add2~8_combout  = (\COMP_VGA|memory [4] & ((GND) # (!\COMP_VGA|Add2~7 ))) # (!\COMP_VGA|memory [4] & (\COMP_VGA|Add2~7  $ (GND)))
// \COMP_VGA|Add2~9  = CARRY((\COMP_VGA|memory [4]) # (!\COMP_VGA|Add2~7 ))

	.dataa(\COMP_VGA|memory [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~7 ),
	.combout(\COMP_VGA|Add2~8_combout ),
	.cout(\COMP_VGA|Add2~9 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~8 .lut_mask = 16'h5AAF;
defparam \COMP_VGA|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \COMP_VGA|Add2~10 (
// Equation(s):
// \COMP_VGA|Add2~10_combout  = (\COMP_VGA|memory [5] & (\COMP_VGA|Add2~9  & VCC)) # (!\COMP_VGA|memory [5] & (!\COMP_VGA|Add2~9 ))
// \COMP_VGA|Add2~11  = CARRY((!\COMP_VGA|memory [5] & !\COMP_VGA|Add2~9 ))

	.dataa(gnd),
	.datab(\COMP_VGA|memory [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~9 ),
	.combout(\COMP_VGA|Add2~10_combout ),
	.cout(\COMP_VGA|Add2~11 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~10 .lut_mask = 16'hC303;
defparam \COMP_VGA|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \COMP_VGA|Add2~12 (
// Equation(s):
// \COMP_VGA|Add2~12_combout  = (\COMP_VGA|memory [6] & (\COMP_VGA|Add2~11  $ (GND))) # (!\COMP_VGA|memory [6] & (!\COMP_VGA|Add2~11  & VCC))
// \COMP_VGA|Add2~13  = CARRY((\COMP_VGA|memory [6] & !\COMP_VGA|Add2~11 ))

	.dataa(\COMP_VGA|memory [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~11 ),
	.combout(\COMP_VGA|Add2~12_combout ),
	.cout(\COMP_VGA|Add2~13 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~12 .lut_mask = 16'hA50A;
defparam \COMP_VGA|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \COMP_VGA|Add2~14 (
// Equation(s):
// \COMP_VGA|Add2~14_combout  = (\COMP_VGA|memory [7] & (!\COMP_VGA|Add2~13 )) # (!\COMP_VGA|memory [7] & ((\COMP_VGA|Add2~13 ) # (GND)))
// \COMP_VGA|Add2~15  = CARRY((!\COMP_VGA|Add2~13 ) # (!\COMP_VGA|memory [7]))

	.dataa(gnd),
	.datab(\COMP_VGA|memory [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~13 ),
	.combout(\COMP_VGA|Add2~14_combout ),
	.cout(\COMP_VGA|Add2~15 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~14 .lut_mask = 16'h3C3F;
defparam \COMP_VGA|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \COMP_VGA|Add2~16 (
// Equation(s):
// \COMP_VGA|Add2~16_combout  = (\COMP_VGA|memory [8] & (\COMP_VGA|Add2~15  $ (GND))) # (!\COMP_VGA|memory [8] & (!\COMP_VGA|Add2~15  & VCC))
// \COMP_VGA|Add2~17  = CARRY((\COMP_VGA|memory [8] & !\COMP_VGA|Add2~15 ))

	.dataa(gnd),
	.datab(\COMP_VGA|memory [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~15 ),
	.combout(\COMP_VGA|Add2~16_combout ),
	.cout(\COMP_VGA|Add2~17 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~16 .lut_mask = 16'hC30C;
defparam \COMP_VGA|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \COMP_VGA|Add2~18 (
// Equation(s):
// \COMP_VGA|Add2~18_combout  = (\COMP_VGA|memory [9] & (!\COMP_VGA|Add2~17 )) # (!\COMP_VGA|memory [9] & ((\COMP_VGA|Add2~17 ) # (GND)))
// \COMP_VGA|Add2~19  = CARRY((!\COMP_VGA|Add2~17 ) # (!\COMP_VGA|memory [9]))

	.dataa(\COMP_VGA|memory [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~17 ),
	.combout(\COMP_VGA|Add2~18_combout ),
	.cout(\COMP_VGA|Add2~19 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~18 .lut_mask = 16'h5A5F;
defparam \COMP_VGA|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \COMP_VGA|Add2~20 (
// Equation(s):
// \COMP_VGA|Add2~20_combout  = (\COMP_VGA|memory [10] & (\COMP_VGA|Add2~19  $ (GND))) # (!\COMP_VGA|memory [10] & (!\COMP_VGA|Add2~19  & VCC))
// \COMP_VGA|Add2~21  = CARRY((\COMP_VGA|memory [10] & !\COMP_VGA|Add2~19 ))

	.dataa(gnd),
	.datab(\COMP_VGA|memory [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\COMP_VGA|Add2~19 ),
	.combout(\COMP_VGA|Add2~20_combout ),
	.cout(\COMP_VGA|Add2~21 ));
// synopsys translate_off
defparam \COMP_VGA|Add2~20 .lut_mask = 16'hC30C;
defparam \COMP_VGA|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \COMP_VGA|Add2~22 (
// Equation(s):
// \COMP_VGA|Add2~22_combout  = \COMP_VGA|Add2~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\COMP_VGA|Add2~21 ),
	.combout(\COMP_VGA|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Add2~22 .lut_mask = 16'hF0F0;
defparam \COMP_VGA|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \COMP_VGA|Equal10~2 (
// Equation(s):
// \COMP_VGA|Equal10~2_combout  = (\COMP_VGA|y_cnt [4] & (\COMP_VGA|Add2~8_combout  & (\COMP_VGA|y_cnt [5] $ (!\COMP_VGA|Add2~10_combout )))) # (!\COMP_VGA|y_cnt [4] & (!\COMP_VGA|Add2~8_combout  & (\COMP_VGA|y_cnt [5] $ (!\COMP_VGA|Add2~10_combout ))))

	.dataa(\COMP_VGA|y_cnt [4]),
	.datab(\COMP_VGA|y_cnt [5]),
	.datac(\COMP_VGA|Add2~8_combout ),
	.datad(\COMP_VGA|Add2~10_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~2 .lut_mask = 16'h8421;
defparam \COMP_VGA|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \COMP_VGA|Equal10~0 (
// Equation(s):
// \COMP_VGA|Equal10~0_combout  = (\COMP_VGA|y_cnt [0] & (\COMP_VGA|Add2~0_combout  & (\COMP_VGA|y_cnt [1] $ (!\COMP_VGA|Add2~2_combout )))) # (!\COMP_VGA|y_cnt [0] & (!\COMP_VGA|Add2~0_combout  & (\COMP_VGA|y_cnt [1] $ (!\COMP_VGA|Add2~2_combout ))))

	.dataa(\COMP_VGA|y_cnt [0]),
	.datab(\COMP_VGA|Add2~0_combout ),
	.datac(\COMP_VGA|y_cnt [1]),
	.datad(\COMP_VGA|Add2~2_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~0 .lut_mask = 16'h9009;
defparam \COMP_VGA|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \COMP_VGA|Equal10~3 (
// Equation(s):
// \COMP_VGA|Equal10~3_combout  = (\COMP_VGA|y_cnt [7] & (\COMP_VGA|Add2~14_combout  & (\COMP_VGA|y_cnt [6] $ (!\COMP_VGA|Add2~12_combout )))) # (!\COMP_VGA|y_cnt [7] & (!\COMP_VGA|Add2~14_combout  & (\COMP_VGA|y_cnt [6] $ (!\COMP_VGA|Add2~12_combout ))))

	.dataa(\COMP_VGA|y_cnt [7]),
	.datab(\COMP_VGA|y_cnt [6]),
	.datac(\COMP_VGA|Add2~12_combout ),
	.datad(\COMP_VGA|Add2~14_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~3 .lut_mask = 16'h8241;
defparam \COMP_VGA|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \COMP_VGA|Equal10~1 (
// Equation(s):
// \COMP_VGA|Equal10~1_combout  = (\COMP_VGA|y_cnt [2] & (\COMP_VGA|Add2~4_combout  & (\COMP_VGA|y_cnt [3] $ (!\COMP_VGA|Add2~6_combout )))) # (!\COMP_VGA|y_cnt [2] & (!\COMP_VGA|Add2~4_combout  & (\COMP_VGA|y_cnt [3] $ (!\COMP_VGA|Add2~6_combout ))))

	.dataa(\COMP_VGA|y_cnt [2]),
	.datab(\COMP_VGA|y_cnt [3]),
	.datac(\COMP_VGA|Add2~6_combout ),
	.datad(\COMP_VGA|Add2~4_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~1 .lut_mask = 16'h8241;
defparam \COMP_VGA|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \COMP_VGA|Equal10~4 (
// Equation(s):
// \COMP_VGA|Equal10~4_combout  = (\COMP_VGA|Equal10~2_combout  & (\COMP_VGA|Equal10~0_combout  & (\COMP_VGA|Equal10~3_combout  & \COMP_VGA|Equal10~1_combout )))

	.dataa(\COMP_VGA|Equal10~2_combout ),
	.datab(\COMP_VGA|Equal10~0_combout ),
	.datac(\COMP_VGA|Equal10~3_combout ),
	.datad(\COMP_VGA|Equal10~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~4 .lut_mask = 16'h8000;
defparam \COMP_VGA|Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \COMP_VGA|Equal10~5 (
// Equation(s):
// \COMP_VGA|Equal10~5_combout  = (\COMP_VGA|y_cnt [9] & (\COMP_VGA|Add2~18_combout  & (\COMP_VGA|y_cnt [8] $ (!\COMP_VGA|Add2~16_combout )))) # (!\COMP_VGA|y_cnt [9] & (!\COMP_VGA|Add2~18_combout  & (\COMP_VGA|y_cnt [8] $ (!\COMP_VGA|Add2~16_combout ))))

	.dataa(\COMP_VGA|y_cnt [9]),
	.datab(\COMP_VGA|Add2~18_combout ),
	.datac(\COMP_VGA|y_cnt [8]),
	.datad(\COMP_VGA|Add2~16_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~5 .lut_mask = 16'h9009;
defparam \COMP_VGA|Equal10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \COMP_VGA|Equal10~6 (
// Equation(s):
// \COMP_VGA|Equal10~6_combout  = (!\COMP_VGA|Add2~22_combout  & (\COMP_VGA|Equal10~4_combout  & (!\COMP_VGA|Add2~20_combout  & \COMP_VGA|Equal10~5_combout )))

	.dataa(\COMP_VGA|Add2~22_combout ),
	.datab(\COMP_VGA|Equal10~4_combout ),
	.datac(\COMP_VGA|Add2~20_combout ),
	.datad(\COMP_VGA|Equal10~5_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Equal10~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal10~6 .lut_mask = 16'h0400;
defparam \COMP_VGA|Equal10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \COMP_VGA|bar_data[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Equal10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|bar_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|bar_data[0] .is_wysiwyg = "true";
defparam \COMP_VGA|bar_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \COMP_VGA|Mux4~1 (
// Equation(s):
// \COMP_VGA|Mux4~1_combout  = (\COMP_VGA|vga_dis_mode [2] & (((!\COMP_VGA|vga_dis_mode [1] & \COMP_VGA|y_cnt [2])))) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|bar_data [0]) # ((\COMP_VGA|vga_dis_mode [1]))))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|y_cnt [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~1 .lut_mask = 16'h3E32;
defparam \COMP_VGA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \COMP_VGA|always5~1 (
// Equation(s):
// \COMP_VGA|always5~1_combout  = \COMP_VGA|y_cnt [6] $ (!\COMP_VGA|x_cnt [9])

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [6]),
	.datac(gnd),
	.datad(\COMP_VGA|x_cnt [9]),
	.cin(gnd),
	.combout(\COMP_VGA|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|always5~1 .lut_mask = 16'hCC33;
defparam \COMP_VGA|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \COMP_VGA|grid_data_2[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|always5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|grid_data_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|grid_data_2[0] .is_wysiwyg = "true";
defparam \COMP_VGA|grid_data_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \COMP_VGA|Mux4~0 (
// Equation(s):
// \COMP_VGA|Mux4~0_combout  = (\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|grid_data_2 [0]) # (\COMP_VGA|vga_dis_mode [2])))

	.dataa(gnd),
	.datab(\COMP_VGA|grid_data_2 [0]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~0 .lut_mask = 16'hF0C0;
defparam \COMP_VGA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \COMP_VGA|vga_b_reg[0]~41 (
// Equation(s):
// \COMP_VGA|vga_b_reg[0]~41_combout  = (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_dis_mode [1]) # (!\COMP_VGA|vga_dis_mode [0])))

	.dataa(gnd),
	.datab(\COMP_VGA|vga_dis_mode [0]),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[0]~41 .lut_mask = 16'h0F03;
defparam \COMP_VGA|vga_b_reg[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~10 (
// Equation(s):
// \COMP_VGA|vga_r_reg~10_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg[0]~41_combout )))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~1_combout )) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~0_combout )))))

	.dataa(\COMP_VGA|Mux4~1_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datac(\COMP_VGA|Mux4~0_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~10 .lut_mask = 16'hEE30;
defparam \COMP_VGA|vga_r_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~11 (
// Equation(s):
// \COMP_VGA|vga_r_reg~11_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((!\COMP_VGA|vga_r_reg~10_combout  & \COMP_VGA|x_cnt [2])) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (\COMP_VGA|vga_r_reg~10_combout ))

	.dataa(\COMP_VGA|vga_r_reg~10_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datac(\COMP_VGA|x_cnt [2]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~11 .lut_mask = 16'h62EE;
defparam \COMP_VGA|vga_r_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~20 (
// Equation(s):
// \COMP_VGA|vga_r_reg~20_combout  = (\COMP_VGA|vga_b_reg~56_combout ) # ((\COMP_VGA|vga_r_reg~11_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_b_reg~56_combout ),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_r_reg~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~20 .lut_mask = 16'hDFCC;
defparam \COMP_VGA|vga_r_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \COMP_VGA|vga_r_reg[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_r_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg[0] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \COMP_VGA|Equal8~0 (
// Equation(s):
// \COMP_VGA|Equal8~0_combout  = (!\COMP_VGA|y_cnt [9] & (\COMP_VGA|Equal5~0_combout  & !\COMP_VGA|y_cnt [8]))

	.dataa(gnd),
	.datab(\COMP_VGA|y_cnt [9]),
	.datac(\COMP_VGA|Equal5~0_combout ),
	.datad(\COMP_VGA|y_cnt [8]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal8~0 .lut_mask = 16'h0030;
defparam \COMP_VGA|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \COMP_VGA|vsync_de~0 (
// Equation(s):
// \COMP_VGA|vsync_de~0_combout  = (\COMP_VGA|y_cnt [0] & (\COMP_VGA|vsync_de~q  $ (((\COMP_VGA|y_cnt [5] & \COMP_VGA|Equal8~0_combout )))))

	.dataa(\COMP_VGA|y_cnt [0]),
	.datab(\COMP_VGA|y_cnt [5]),
	.datac(\COMP_VGA|Equal8~0_combout ),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vsync_de~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vsync_de~0 .lut_mask = 16'h2A80;
defparam \COMP_VGA|vsync_de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \COMP_VGA|vsync_de~1 (
// Equation(s):
// \COMP_VGA|vsync_de~1_combout  = (\COMP_VGA|y_cnt [2] & (((\COMP_VGA|vsync_de~q )))) # (!\COMP_VGA|y_cnt [2] & ((\COMP_VGA|vsync_de~0_combout  & ((!\COMP_VGA|Equal5~1_combout ) # (!\COMP_VGA|vsync_de~q ))) # (!\COMP_VGA|vsync_de~0_combout  & 
// (\COMP_VGA|vsync_de~q ))))

	.dataa(\COMP_VGA|y_cnt [2]),
	.datab(\COMP_VGA|vsync_de~0_combout ),
	.datac(\COMP_VGA|vsync_de~q ),
	.datad(\COMP_VGA|Equal5~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vsync_de~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vsync_de~1 .lut_mask = 16'hB4F4;
defparam \COMP_VGA|vsync_de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \COMP_VGA|vsync_de (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vsync_de~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vsync_de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vsync_de .is_wysiwyg = "true";
defparam \COMP_VGA|vsync_de .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \COMP_VGA|vga_r[0]~0 (
// Equation(s):
// \COMP_VGA|vga_r[0]~0_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_r_reg [0] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_r_reg [0]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r[0]~0 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~19 (
// Equation(s):
// \COMP_VGA|vga_b_reg~19_combout  = (\COMP_VGA|vga_dis_mode [1] & (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|x_cnt [3])))) # (!\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|grid_data_1 [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|x_cnt [3]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~19 .lut_mask = 16'h7654;
defparam \COMP_VGA|vga_b_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~57 (
// Equation(s):
// \COMP_VGA|vga_b_reg~57_combout  = (\COMP_VGA|vga_dis_mode [0] & (\COMP_VGA|vga_dis_mode [3] & \COMP_VGA|vga_b_reg~19_combout ))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_b_reg~19_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~57 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \COMP_VGA|Mux4~2 (
// Equation(s):
// \COMP_VGA|Mux4~2_combout  = (\COMP_VGA|vga_dis_mode [2] & (((!\COMP_VGA|vga_dis_mode [1] & \COMP_VGA|y_cnt [3])))) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|bar_data [0]) # ((\COMP_VGA|vga_dis_mode [1]))))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|y_cnt [3]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~2 .lut_mask = 16'h3E32;
defparam \COMP_VGA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~12 (
// Equation(s):
// \COMP_VGA|vga_r_reg~12_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg[0]~41_combout )))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~2_combout ))) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~0_combout ))))

	.dataa(\COMP_VGA|Mux4~0_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datac(\COMP_VGA|Mux4~2_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~12 .lut_mask = 16'hFC22;
defparam \COMP_VGA|vga_r_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~13 (
// Equation(s):
// \COMP_VGA|vga_r_reg~13_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|x_cnt [3] & !\COMP_VGA|vga_r_reg~12_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_r_reg~12_combout ))))

	.dataa(\COMP_VGA|x_cnt [3]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datad(\COMP_VGA|vga_r_reg~12_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~13 .lut_mask = 16'h3FB0;
defparam \COMP_VGA|vga_r_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~21 (
// Equation(s):
// \COMP_VGA|vga_r_reg~21_combout  = (\COMP_VGA|vga_b_reg~57_combout ) # ((\COMP_VGA|vga_r_reg~13_combout  & ((!\COMP_VGA|vga_dis_mode [0]) # (!\COMP_VGA|vga_dis_mode [3]))))

	.dataa(\COMP_VGA|vga_b_reg~57_combout ),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_dis_mode [0]),
	.datad(\COMP_VGA|vga_r_reg~13_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~21 .lut_mask = 16'hBFAA;
defparam \COMP_VGA|vga_r_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \COMP_VGA|vga_r_reg[1] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_r_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg[1] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_r_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \COMP_VGA|vga_r[1]~1 (
// Equation(s):
// \COMP_VGA|vga_r[1]~1_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vsync_de~q  & \COMP_VGA|vga_r_reg [1]))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vsync_de~q ),
	.datac(gnd),
	.datad(\COMP_VGA|vga_r_reg [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r[1]~1 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \COMP_VGA|Mux4~3 (
// Equation(s):
// \COMP_VGA|Mux4~3_combout  = (\COMP_VGA|vga_dis_mode [2] & (((!\COMP_VGA|vga_dis_mode [1] & \COMP_VGA|y_cnt [4])))) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|bar_data [0]) # ((\COMP_VGA|vga_dis_mode [1]))))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|y_cnt [4]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~3 .lut_mask = 16'h3E32;
defparam \COMP_VGA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~14 (
// Equation(s):
// \COMP_VGA|vga_r_reg~14_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (\COMP_VGA|vga_b_reg[0]~41_combout )) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~3_combout ))) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~0_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datac(\COMP_VGA|Mux4~0_combout ),
	.datad(\COMP_VGA|Mux4~3_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~14 .lut_mask = 16'hDC98;
defparam \COMP_VGA|vga_r_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~15 (
// Equation(s):
// \COMP_VGA|vga_r_reg~15_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|x_cnt [4] & !\COMP_VGA|vga_r_reg~14_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_r_reg~14_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|x_cnt [4]),
	.datad(\COMP_VGA|vga_r_reg~14_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~15 .lut_mask = 16'h77A2;
defparam \COMP_VGA|vga_r_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~25 (
// Equation(s):
// \COMP_VGA|vga_b_reg~25_combout  = (\COMP_VGA|vga_dis_mode [1] & (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|x_cnt [4])))) # (!\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|grid_data_1 [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|x_cnt [4]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~25 .lut_mask = 16'h7654;
defparam \COMP_VGA|vga_b_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~58 (
// Equation(s):
// \COMP_VGA|vga_b_reg~58_combout  = (\COMP_VGA|vga_dis_mode [0] & (\COMP_VGA|vga_dis_mode [3] & \COMP_VGA|vga_b_reg~25_combout ))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_b_reg~25_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~58 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~22 (
// Equation(s):
// \COMP_VGA|vga_r_reg~22_combout  = (\COMP_VGA|vga_b_reg~58_combout ) # ((\COMP_VGA|vga_r_reg~15_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_r_reg~15_combout ),
	.datad(\COMP_VGA|vga_b_reg~58_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~22 .lut_mask = 16'hFF70;
defparam \COMP_VGA|vga_r_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \COMP_VGA|vga_r_reg[2] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_r_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_r_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg[2] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_r_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \COMP_VGA|vga_r[2]~2 (
// Equation(s):
// \COMP_VGA|vga_r[2]~2_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_r_reg [2] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_r_reg [2]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r[2]~2 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~31 (
// Equation(s):
// \COMP_VGA|vga_b_reg~31_combout  = (\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|x_cnt [5] & ((!\COMP_VGA|vga_dis_mode [2])))) # (!\COMP_VGA|vga_dis_mode [1] & (((\COMP_VGA|grid_data_1 [0]) # (\COMP_VGA|vga_dis_mode [2]))))

	.dataa(\COMP_VGA|x_cnt [5]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~31 .lut_mask = 16'h33B8;
defparam \COMP_VGA|vga_b_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~59 (
// Equation(s):
// \COMP_VGA|vga_b_reg~59_combout  = (\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_b_reg~31_combout  & \COMP_VGA|vga_dis_mode [0]))

	.dataa(gnd),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~31_combout ),
	.datad(\COMP_VGA|vga_dis_mode [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~59 .lut_mask = 16'hC000;
defparam \COMP_VGA|vga_b_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \COMP_VGA|Mux4~4 (
// Equation(s):
// \COMP_VGA|Mux4~4_combout  = (\COMP_VGA|vga_dis_mode [2] & (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|y_cnt [5]))) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|vga_dis_mode [1]) # ((\COMP_VGA|bar_data [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|y_cnt [5]),
	.datad(\COMP_VGA|bar_data [0]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~4 .lut_mask = 16'h7564;
defparam \COMP_VGA|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~16 (
// Equation(s):
// \COMP_VGA|vga_r_reg~16_combout  = (\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~4_combout ) # ((\COMP_VGA|vga_b_reg[0]~40_combout )))) # (!\COMP_VGA|vga_b_reg[0]~41_combout  & (((\COMP_VGA|Mux4~0_combout  & !\COMP_VGA|vga_b_reg[0]~40_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datab(\COMP_VGA|Mux4~4_combout ),
	.datac(\COMP_VGA|Mux4~0_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~16 .lut_mask = 16'hAAD8;
defparam \COMP_VGA|vga_r_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~17 (
// Equation(s):
// \COMP_VGA|vga_r_reg~17_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|x_cnt [5] & !\COMP_VGA|vga_r_reg~16_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_r_reg~16_combout ))))

	.dataa(\COMP_VGA|x_cnt [5]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_r_reg~16_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~17 .lut_mask = 16'h3BF0;
defparam \COMP_VGA|vga_r_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~23 (
// Equation(s):
// \COMP_VGA|vga_r_reg~23_combout  = (\COMP_VGA|vga_b_reg~59_combout ) # ((\COMP_VGA|vga_r_reg~17_combout  & ((!\COMP_VGA|vga_dis_mode [0]) # (!\COMP_VGA|vga_dis_mode [3]))))

	.dataa(\COMP_VGA|vga_b_reg~59_combout ),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_r_reg~17_combout ),
	.datad(\COMP_VGA|vga_dis_mode [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~23 .lut_mask = 16'hBAFA;
defparam \COMP_VGA|vga_r_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \COMP_VGA|vga_r_reg[3] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_r_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_r_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg[3] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_r_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \COMP_VGA|vga_r[3]~3 (
// Equation(s):
// \COMP_VGA|vga_r[3]~3_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_r_reg [3] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_r_reg [3]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r[3]~3 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~37 (
// Equation(s):
// \COMP_VGA|vga_b_reg~37_combout  = (\COMP_VGA|vga_dis_mode [1] & (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|x_cnt [6])))) # (!\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|grid_data_1 [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~37 .lut_mask = 16'h7654;
defparam \COMP_VGA|vga_b_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~60 (
// Equation(s):
// \COMP_VGA|vga_b_reg~60_combout  = (\COMP_VGA|vga_dis_mode [0] & (\COMP_VGA|vga_dis_mode [3] & \COMP_VGA|vga_b_reg~37_combout ))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_b_reg~37_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~60 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \COMP_VGA|Mux4~5 (
// Equation(s):
// \COMP_VGA|Mux4~5_combout  = (\COMP_VGA|vga_dis_mode [2] & (((!\COMP_VGA|vga_dis_mode [1] & \COMP_VGA|y_cnt [6])))) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|bar_data [0]) # ((\COMP_VGA|vga_dis_mode [1]))))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|y_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~5 .lut_mask = 16'h3E32;
defparam \COMP_VGA|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~18 (
// Equation(s):
// \COMP_VGA|vga_r_reg~18_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (\COMP_VGA|vga_b_reg[0]~41_combout )) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~5_combout ))) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~0_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datac(\COMP_VGA|Mux4~0_combout ),
	.datad(\COMP_VGA|Mux4~5_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~18 .lut_mask = 16'hDC98;
defparam \COMP_VGA|vga_r_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~19 (
// Equation(s):
// \COMP_VGA|vga_r_reg~19_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((!\COMP_VGA|vga_r_reg~18_combout  & \COMP_VGA|x_cnt [6])) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_r_reg~18_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_r_reg~18_combout ),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~19 .lut_mask = 16'h7A72;
defparam \COMP_VGA|vga_r_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \COMP_VGA|vga_r_reg~24 (
// Equation(s):
// \COMP_VGA|vga_r_reg~24_combout  = (\COMP_VGA|vga_b_reg~60_combout ) # ((\COMP_VGA|vga_r_reg~19_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~60_combout ),
	.datad(\COMP_VGA|vga_r_reg~19_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg~24 .lut_mask = 16'hF7F0;
defparam \COMP_VGA|vga_r_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \COMP_VGA|vga_r_reg[4] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_r_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_r_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_r_reg[4] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_r_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \COMP_VGA|vga_r[4]~4 (
// Equation(s):
// \COMP_VGA|vga_r[4]~4_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_r_reg [4] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_r_reg [4]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_r[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_r[4]~4 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_r[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \COMP_VGA|Mux4~9 (
// Equation(s):
// \COMP_VGA|Mux4~9_combout  = (\COMP_VGA|grid_data_2 [0] & (\COMP_VGA|vga_dis_mode [1] & !\COMP_VGA|vga_dis_mode [2]))

	.dataa(gnd),
	.datab(\COMP_VGA|grid_data_2 [0]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~9 .lut_mask = 16'h00C0;
defparam \COMP_VGA|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \COMP_VGA|Mux4~8 (
// Equation(s):
// \COMP_VGA|Mux4~8_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [1]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|grid_data_1 [0]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|x_cnt [1]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~8 .lut_mask = 16'hFEF2;
defparam \COMP_VGA|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \COMP_VGA|Mux10~0 (
// Equation(s):
// \COMP_VGA|Mux10~0_combout  = (\COMP_VGA|vga_dis_mode [0] & (((\COMP_VGA|Mux4~8_combout ) # (!\COMP_VGA|vga_dis_mode [3])))) # (!\COMP_VGA|vga_dis_mode [0] & (\COMP_VGA|Mux4~9_combout  & (\COMP_VGA|vga_dis_mode [3])))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|Mux4~9_combout ),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|Mux4~8_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux10~0 .lut_mask = 16'hEA4A;
defparam \COMP_VGA|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \COMP_VGA|Mux4~6 (
// Equation(s):
// \COMP_VGA|Mux4~6_combout  = (\COMP_VGA|vga_dis_mode [1] & (((\COMP_VGA|x_cnt [1]) # (!\COMP_VGA|vga_dis_mode [2])))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|bar_data [0] & (!\COMP_VGA|vga_dis_mode [2])))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|x_cnt [1]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~6 .lut_mask = 16'hCE0E;
defparam \COMP_VGA|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \COMP_VGA|Mux4~7 (
// Equation(s):
// \COMP_VGA|Mux4~7_combout  = (\COMP_VGA|Mux4~6_combout ) # ((\COMP_VGA|y_cnt [1] & (!\COMP_VGA|vga_dis_mode [1] & \COMP_VGA|vga_dis_mode [2])))

	.dataa(\COMP_VGA|y_cnt [1]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|Mux4~6_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~7 .lut_mask = 16'hFF20;
defparam \COMP_VGA|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \COMP_VGA|Mux10~1 (
// Equation(s):
// \COMP_VGA|Mux10~1_combout  = (\COMP_VGA|vga_dis_mode [3] & (((\COMP_VGA|Mux10~0_combout )))) # (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|Mux10~0_combout  & (!\COMP_VGA|vga_dis_mode [2])) # (!\COMP_VGA|Mux10~0_combout  & ((\COMP_VGA|Mux4~7_combout )))))

	.dataa(\COMP_VGA|vga_dis_mode [3]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|Mux10~0_combout ),
	.datad(\COMP_VGA|Mux4~7_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux10~1 .lut_mask = 16'hB5B0;
defparam \COMP_VGA|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \COMP_VGA|vga_g_reg[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[0] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \COMP_VGA|vga_g[0]~0 (
// Equation(s):
// \COMP_VGA|vga_g[0]~0_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vsync_de~q  & \COMP_VGA|vga_g_reg [0]))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vsync_de~q ),
	.datac(gnd),
	.datad(\COMP_VGA|vga_g_reg [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[0]~0 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~10 (
// Equation(s):
// \COMP_VGA|vga_g_reg~10_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [2]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|grid_data_1 [0]),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(\COMP_VGA|x_cnt [2]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~10 .lut_mask = 16'hFFE2;
defparam \COMP_VGA|vga_g_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \COMP_VGA|Mux4~10 (
// Equation(s):
// \COMP_VGA|Mux4~10_combout  = (\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|y_cnt [2]))) # (!\COMP_VGA|vga_dis_mode [2] & (\COMP_VGA|bar_data [0]))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|y_cnt [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~10 .lut_mask = 16'hFA0A;
defparam \COMP_VGA|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \COMP_VGA|vga_g_reg[5]~12 (
// Equation(s):
// \COMP_VGA|vga_g_reg[5]~12_combout  = (\COMP_VGA|vga_dis_mode [3]) # (\COMP_VGA|vga_dis_mode [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_dis_mode [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[5]~12 .lut_mask = 16'hFFF0;
defparam \COMP_VGA|vga_g_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \COMP_VGA|vga_g_reg[5]~11 (
// Equation(s):
// \COMP_VGA|vga_g_reg[5]~11_combout  = (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_dis_mode [0]) # (\COMP_VGA|vga_dis_mode [1])))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(gnd),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[5]~11 .lut_mask = 16'h0F0A;
defparam \COMP_VGA|vga_g_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~13 (
// Equation(s):
// \COMP_VGA|vga_g_reg~13_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & (((\COMP_VGA|Mux4~9_combout ) # (\COMP_VGA|vga_g_reg[5]~11_combout )))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & (\COMP_VGA|Mux4~10_combout  & ((!\COMP_VGA|vga_g_reg[5]~11_combout 
// ))))

	.dataa(\COMP_VGA|Mux4~10_combout ),
	.datab(\COMP_VGA|Mux4~9_combout ),
	.datac(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datad(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~13 .lut_mask = 16'hF0CA;
defparam \COMP_VGA|vga_g_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~14 (
// Equation(s):
// \COMP_VGA|vga_g_reg~14_combout  = (\COMP_VGA|vga_g_reg[5]~11_combout  & (((!\COMP_VGA|vga_g_reg~13_combout  & \COMP_VGA|x_cnt [2])) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_g_reg[5]~11_combout  & (\COMP_VGA|vga_g_reg~13_combout ))

	.dataa(\COMP_VGA|vga_g_reg~13_combout ),
	.datab(\COMP_VGA|x_cnt [2]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~14 .lut_mask = 16'h4FAA;
defparam \COMP_VGA|vga_g_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~27 (
// Equation(s):
// \COMP_VGA|vga_g_reg~27_combout  = (\COMP_VGA|vga_dis_mode [0] & ((\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_g_reg~10_combout )) # (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_g_reg~14_combout ))))) # (!\COMP_VGA|vga_dis_mode [0] & 
// (((\COMP_VGA|vga_g_reg~14_combout ))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_g_reg~10_combout ),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_g_reg~14_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~27 .lut_mask = 16'hDF80;
defparam \COMP_VGA|vga_g_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \COMP_VGA|vga_g_reg[1] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_g_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[1] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \COMP_VGA|vga_g[1]~1 (
// Equation(s):
// \COMP_VGA|vga_g[1]~1_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_g_reg [1] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_g_reg [1]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[1]~1 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_g[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \COMP_VGA|Mux4~12 (
// Equation(s):
// \COMP_VGA|Mux4~12_combout  = (\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|y_cnt [3]))) # (!\COMP_VGA|vga_dis_mode [2] & (\COMP_VGA|bar_data [0]))

	.dataa(gnd),
	.datab(\COMP_VGA|bar_data [0]),
	.datac(\COMP_VGA|vga_dis_mode [2]),
	.datad(\COMP_VGA|y_cnt [3]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~12 .lut_mask = 16'hFC0C;
defparam \COMP_VGA|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \COMP_VGA|Mux4~11 (
// Equation(s):
// \COMP_VGA|Mux4~11_combout  = (\COMP_VGA|x_cnt [3]) # (!\COMP_VGA|vga_dis_mode [2])

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(gnd),
	.datac(\COMP_VGA|x_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~11 .lut_mask = 16'hF5F5;
defparam \COMP_VGA|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~16 (
// Equation(s):
// \COMP_VGA|vga_g_reg~16_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & (((\COMP_VGA|vga_g_reg[5]~11_combout )))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|vga_g_reg[5]~11_combout  & ((\COMP_VGA|Mux4~11_combout ))) # 
// (!\COMP_VGA|vga_g_reg[5]~11_combout  & (\COMP_VGA|Mux4~12_combout ))))

	.dataa(\COMP_VGA|Mux4~12_combout ),
	.datab(\COMP_VGA|Mux4~11_combout ),
	.datac(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datad(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~16 .lut_mask = 16'hFC0A;
defparam \COMP_VGA|vga_g_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~17 (
// Equation(s):
// \COMP_VGA|vga_g_reg~17_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|vga_g_reg~16_combout  & (!\COMP_VGA|vga_dis_mode [2])) # (!\COMP_VGA|vga_g_reg~16_combout  & ((\COMP_VGA|Mux4~9_combout ))))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & 
// (((\COMP_VGA|vga_g_reg~16_combout ))))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datac(\COMP_VGA|Mux4~9_combout ),
	.datad(\COMP_VGA|vga_g_reg~16_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~17 .lut_mask = 16'h77C0;
defparam \COMP_VGA|vga_g_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~15 (
// Equation(s):
// \COMP_VGA|vga_g_reg~15_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [3]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(\COMP_VGA|grid_data_1 [0]),
	.datac(\COMP_VGA|x_cnt [3]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~15 .lut_mask = 16'hFAEE;
defparam \COMP_VGA|vga_g_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~28 (
// Equation(s):
// \COMP_VGA|vga_g_reg~28_combout  = (\COMP_VGA|vga_dis_mode [0] & ((\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_g_reg~15_combout ))) # (!\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_g_reg~17_combout )))) # (!\COMP_VGA|vga_dis_mode [0] & 
// (\COMP_VGA|vga_g_reg~17_combout ))

	.dataa(\COMP_VGA|vga_g_reg~17_combout ),
	.datab(\COMP_VGA|vga_dis_mode [0]),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_g_reg~15_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~28 .lut_mask = 16'hEA2A;
defparam \COMP_VGA|vga_g_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \COMP_VGA|vga_g_reg[2] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_g_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[2] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \COMP_VGA|vga_g[2]~2 (
// Equation(s):
// \COMP_VGA|vga_g[2]~2_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_g_reg [2] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vga_g_reg [2]),
	.datac(gnd),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[2]~2 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_g[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~18 (
// Equation(s):
// \COMP_VGA|vga_g_reg~18_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [4]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|x_cnt [4]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~18 .lut_mask = 16'hFEDC;
defparam \COMP_VGA|vga_g_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \COMP_VGA|Mux4~13 (
// Equation(s):
// \COMP_VGA|Mux4~13_combout  = (\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|y_cnt [4]))) # (!\COMP_VGA|vga_dis_mode [2] & (\COMP_VGA|bar_data [0]))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(gnd),
	.datac(\COMP_VGA|y_cnt [4]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~13 .lut_mask = 16'hF0AA;
defparam \COMP_VGA|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~19 (
// Equation(s):
// \COMP_VGA|vga_g_reg~19_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|Mux4~9_combout ) # ((\COMP_VGA|vga_g_reg[5]~11_combout )))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & (((\COMP_VGA|Mux4~13_combout  & !\COMP_VGA|vga_g_reg[5]~11_combout 
// ))))

	.dataa(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datab(\COMP_VGA|Mux4~9_combout ),
	.datac(\COMP_VGA|Mux4~13_combout ),
	.datad(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~19 .lut_mask = 16'hAAD8;
defparam \COMP_VGA|vga_g_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~20 (
// Equation(s):
// \COMP_VGA|vga_g_reg~20_combout  = (\COMP_VGA|vga_g_reg[5]~11_combout  & (((\COMP_VGA|x_cnt [4] & !\COMP_VGA|vga_g_reg~19_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_g_reg[5]~11_combout  & (((\COMP_VGA|vga_g_reg~19_combout ))))

	.dataa(\COMP_VGA|x_cnt [4]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.datad(\COMP_VGA|vga_g_reg~19_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~20 .lut_mask = 16'h3FB0;
defparam \COMP_VGA|vga_g_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~29 (
// Equation(s):
// \COMP_VGA|vga_g_reg~29_combout  = (\COMP_VGA|vga_dis_mode [0] & ((\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_g_reg~18_combout )) # (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_g_reg~20_combout ))))) # (!\COMP_VGA|vga_dis_mode [0] & 
// (((\COMP_VGA|vga_g_reg~20_combout ))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_g_reg~18_combout ),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_g_reg~20_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~29 .lut_mask = 16'hDF80;
defparam \COMP_VGA|vga_g_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \COMP_VGA|vga_g_reg[3] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_g_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[3] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \COMP_VGA|vga_g[3]~3 (
// Equation(s):
// \COMP_VGA|vga_g[3]~3_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_g_reg [3] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_g_reg [3]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[3]~3 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_g[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~21 (
// Equation(s):
// \COMP_VGA|vga_g_reg~21_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [5]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(\COMP_VGA|grid_data_1 [0]),
	.datac(\COMP_VGA|x_cnt [5]),
	.datad(\COMP_VGA|vga_dis_mode [1]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~21 .lut_mask = 16'hFAEE;
defparam \COMP_VGA|vga_g_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \COMP_VGA|Mux4~14 (
// Equation(s):
// \COMP_VGA|Mux4~14_combout  = (\COMP_VGA|x_cnt [5]) # (!\COMP_VGA|vga_dis_mode [2])

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(gnd),
	.datac(\COMP_VGA|x_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~14 .lut_mask = 16'hF5F5;
defparam \COMP_VGA|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \COMP_VGA|Mux4~15 (
// Equation(s):
// \COMP_VGA|Mux4~15_combout  = (\COMP_VGA|vga_dis_mode [2] & (\COMP_VGA|y_cnt [5])) # (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|bar_data [0])))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(gnd),
	.datac(\COMP_VGA|y_cnt [5]),
	.datad(\COMP_VGA|bar_data [0]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~15 .lut_mask = 16'hF5A0;
defparam \COMP_VGA|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~22 (
// Equation(s):
// \COMP_VGA|vga_g_reg~22_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & (((\COMP_VGA|vga_g_reg[5]~11_combout )))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|vga_g_reg[5]~11_combout  & (\COMP_VGA|Mux4~14_combout )) # 
// (!\COMP_VGA|vga_g_reg[5]~11_combout  & ((\COMP_VGA|Mux4~15_combout )))))

	.dataa(\COMP_VGA|Mux4~14_combout ),
	.datab(\COMP_VGA|Mux4~15_combout ),
	.datac(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datad(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~22 .lut_mask = 16'hFA0C;
defparam \COMP_VGA|vga_g_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~23 (
// Equation(s):
// \COMP_VGA|vga_g_reg~23_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|vga_g_reg~22_combout  & (!\COMP_VGA|vga_dis_mode [2])) # (!\COMP_VGA|vga_g_reg~22_combout  & ((\COMP_VGA|Mux4~9_combout ))))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & 
// (((\COMP_VGA|vga_g_reg~22_combout ))))

	.dataa(\COMP_VGA|vga_dis_mode [2]),
	.datab(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datac(\COMP_VGA|Mux4~9_combout ),
	.datad(\COMP_VGA|vga_g_reg~22_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~23 .lut_mask = 16'h77C0;
defparam \COMP_VGA|vga_g_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~30 (
// Equation(s):
// \COMP_VGA|vga_g_reg~30_combout  = (\COMP_VGA|vga_dis_mode [0] & ((\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_g_reg~21_combout )) # (!\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_g_reg~23_combout ))))) # (!\COMP_VGA|vga_dis_mode [0] & 
// (((\COMP_VGA|vga_g_reg~23_combout ))))

	.dataa(\COMP_VGA|vga_g_reg~21_combout ),
	.datab(\COMP_VGA|vga_dis_mode [0]),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_g_reg~23_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~30 .lut_mask = 16'hBF80;
defparam \COMP_VGA|vga_g_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \COMP_VGA|vga_g_reg[4] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_g_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[4] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \COMP_VGA|vga_g[4]~4 (
// Equation(s):
// \COMP_VGA|vga_g[4]~4_combout  = (\COMP_VGA|vga_g_reg [4] & (\COMP_VGA|vsync_de~q  & \COMP_VGA|hsync_de~q ))

	.dataa(\COMP_VGA|vga_g_reg [4]),
	.datab(\COMP_VGA|vsync_de~q ),
	.datac(gnd),
	.datad(\COMP_VGA|hsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[4]~4 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_g[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \COMP_VGA|Mux4~16 (
// Equation(s):
// \COMP_VGA|Mux4~16_combout  = (\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|y_cnt [6]))) # (!\COMP_VGA|vga_dis_mode [2] & (\COMP_VGA|bar_data [0]))

	.dataa(\COMP_VGA|bar_data [0]),
	.datab(gnd),
	.datac(\COMP_VGA|y_cnt [6]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~16 .lut_mask = 16'hF0AA;
defparam \COMP_VGA|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~25 (
// Equation(s):
// \COMP_VGA|vga_g_reg~25_combout  = (\COMP_VGA|vga_g_reg[5]~12_combout  & ((\COMP_VGA|Mux4~9_combout ) # ((\COMP_VGA|vga_g_reg[5]~11_combout )))) # (!\COMP_VGA|vga_g_reg[5]~12_combout  & (((!\COMP_VGA|vga_g_reg[5]~11_combout  & \COMP_VGA|Mux4~16_combout 
// ))))

	.dataa(\COMP_VGA|Mux4~9_combout ),
	.datab(\COMP_VGA|vga_g_reg[5]~12_combout ),
	.datac(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.datad(\COMP_VGA|Mux4~16_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~25 .lut_mask = 16'hCBC8;
defparam \COMP_VGA|vga_g_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~26 (
// Equation(s):
// \COMP_VGA|vga_g_reg~26_combout  = (\COMP_VGA|vga_g_reg[5]~11_combout  & (((\COMP_VGA|x_cnt [6] & !\COMP_VGA|vga_g_reg~25_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_g_reg[5]~11_combout  & (((\COMP_VGA|vga_g_reg~25_combout ))))

	.dataa(\COMP_VGA|x_cnt [6]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_g_reg[5]~11_combout ),
	.datad(\COMP_VGA|vga_g_reg~25_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~26 .lut_mask = 16'h3FB0;
defparam \COMP_VGA|vga_g_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~24 (
// Equation(s):
// \COMP_VGA|vga_g_reg~24_combout  = (\COMP_VGA|vga_dis_mode [2]) # ((\COMP_VGA|vga_dis_mode [1] & ((\COMP_VGA|x_cnt [6]))) # (!\COMP_VGA|vga_dis_mode [1] & (\COMP_VGA|grid_data_1 [0])))

	.dataa(\COMP_VGA|vga_dis_mode [1]),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|grid_data_1 [0]),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~24 .lut_mask = 16'hFEDC;
defparam \COMP_VGA|vga_g_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \COMP_VGA|vga_g_reg~31 (
// Equation(s):
// \COMP_VGA|vga_g_reg~31_combout  = (\COMP_VGA|vga_dis_mode [0] & ((\COMP_VGA|vga_dis_mode [3] & ((\COMP_VGA|vga_g_reg~24_combout ))) # (!\COMP_VGA|vga_dis_mode [3] & (\COMP_VGA|vga_g_reg~26_combout )))) # (!\COMP_VGA|vga_dis_mode [0] & 
// (((\COMP_VGA|vga_g_reg~26_combout ))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_g_reg~26_combout ),
	.datad(\COMP_VGA|vga_g_reg~24_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg~31 .lut_mask = 16'hF870;
defparam \COMP_VGA|vga_g_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \COMP_VGA|vga_g_reg[5] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_g_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_g_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_g_reg[5] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_g_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \COMP_VGA|vga_g[5]~5 (
// Equation(s):
// \COMP_VGA|vga_g[5]~5_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vsync_de~q  & \COMP_VGA|vga_g_reg [5]))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vsync_de~q ),
	.datac(\COMP_VGA|vga_g_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\COMP_VGA|vga_g[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_g[5]~5 .lut_mask = 16'h8080;
defparam \COMP_VGA|vga_g[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \COMP_VGA|Mux4~17 (
// Equation(s):
// \COMP_VGA|Mux4~17_combout  = (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|grid_data_2 [0]) # (!\COMP_VGA|vga_dis_mode [1])))

	.dataa(gnd),
	.datab(\COMP_VGA|grid_data_2 [0]),
	.datac(\COMP_VGA|vga_dis_mode [1]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~17 .lut_mask = 16'h00CF;
defparam \COMP_VGA|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~42 (
// Equation(s):
// \COMP_VGA|vga_b_reg~42_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg[0]~41_combout )))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~1_combout ))) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~17_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|Mux4~17_combout ),
	.datac(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datad(\COMP_VGA|Mux4~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~42 .lut_mask = 16'hF4A4;
defparam \COMP_VGA|vga_b_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~43 (
// Equation(s):
// \COMP_VGA|vga_b_reg~43_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg~42_combout  & \COMP_VGA|x_cnt [2])) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (\COMP_VGA|vga_b_reg~42_combout ))

	.dataa(\COMP_VGA|vga_b_reg~42_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datac(\COMP_VGA|x_cnt [2]),
	.datad(\COMP_VGA|vga_dis_mode [2]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~43 .lut_mask = 16'hA2EE;
defparam \COMP_VGA|vga_b_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~51 (
// Equation(s):
// \COMP_VGA|vga_b_reg~51_combout  = (\COMP_VGA|vga_b_reg~56_combout ) # ((\COMP_VGA|vga_b_reg~43_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_b_reg~56_combout ),
	.datac(\COMP_VGA|vga_dis_mode [3]),
	.datad(\COMP_VGA|vga_b_reg~43_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~51 .lut_mask = 16'hDFCC;
defparam \COMP_VGA|vga_b_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \COMP_VGA|vga_b_reg[0] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_b_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_b_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[0] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_b_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \COMP_VGA|vga_b[0]~0 (
// Equation(s):
// \COMP_VGA|vga_b[0]~0_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_b_reg [0] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vga_b_reg [0]),
	.datac(gnd),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b[0]~0 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \COMP_VGA|Mux4~18 (
// Equation(s):
// \COMP_VGA|Mux4~18_combout  = (\COMP_VGA|grid_data_2 [0]) # (!\COMP_VGA|vga_dis_mode [1])

	.dataa(gnd),
	.datab(\COMP_VGA|vga_dis_mode [1]),
	.datac(gnd),
	.datad(\COMP_VGA|grid_data_2 [0]),
	.cin(gnd),
	.combout(\COMP_VGA|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Mux4~18 .lut_mask = 16'hFF33;
defparam \COMP_VGA|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~44 (
// Equation(s):
// \COMP_VGA|vga_b_reg~44_combout  = (\COMP_VGA|vga_b_reg[0]~41_combout  & (((\COMP_VGA|vga_b_reg[0]~40_combout )))) # (!\COMP_VGA|vga_b_reg[0]~41_combout  & (!\COMP_VGA|vga_dis_mode [2] & ((\COMP_VGA|Mux4~18_combout ) # (\COMP_VGA|vga_b_reg[0]~40_combout 
// ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|Mux4~18_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~44 .lut_mask = 16'hBB10;
defparam \COMP_VGA|vga_b_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~45 (
// Equation(s):
// \COMP_VGA|vga_b_reg~45_combout  = (\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|vga_b_reg~44_combout  & ((\COMP_VGA|Mux4~11_combout ))) # (!\COMP_VGA|vga_b_reg~44_combout  & (\COMP_VGA|Mux4~2_combout )))) # (!\COMP_VGA|vga_b_reg[0]~41_combout  & 
// (((\COMP_VGA|vga_b_reg~44_combout ))))

	.dataa(\COMP_VGA|Mux4~2_combout ),
	.datab(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datac(\COMP_VGA|vga_b_reg~44_combout ),
	.datad(\COMP_VGA|Mux4~11_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~45 .lut_mask = 16'hF838;
defparam \COMP_VGA|vga_b_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~52 (
// Equation(s):
// \COMP_VGA|vga_b_reg~52_combout  = (\COMP_VGA|vga_b_reg~57_combout ) # ((\COMP_VGA|vga_b_reg~45_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~57_combout ),
	.datad(\COMP_VGA|vga_b_reg~45_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~52 .lut_mask = 16'hF7F0;
defparam \COMP_VGA|vga_b_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \COMP_VGA|vga_b_reg[1] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_b_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_b_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[1] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_b_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \COMP_VGA|vga_b[1]~1 (
// Equation(s):
// \COMP_VGA|vga_b[1]~1_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_b_reg [1] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_b_reg [1]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b[1]~1 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~46 (
// Equation(s):
// \COMP_VGA|vga_b_reg~46_combout  = (\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~3_combout ) # ((\COMP_VGA|vga_b_reg[0]~40_combout )))) # (!\COMP_VGA|vga_b_reg[0]~41_combout  & (((\COMP_VGA|Mux4~17_combout  & !\COMP_VGA|vga_b_reg[0]~40_combout 
// ))))

	.dataa(\COMP_VGA|Mux4~3_combout ),
	.datab(\COMP_VGA|Mux4~17_combout ),
	.datac(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~46 .lut_mask = 16'hF0AC;
defparam \COMP_VGA|vga_b_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~47 (
// Equation(s):
// \COMP_VGA|vga_b_reg~47_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|x_cnt [4] & \COMP_VGA|vga_b_reg~46_combout )) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg~46_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|x_cnt [4]),
	.datad(\COMP_VGA|vga_b_reg~46_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~47 .lut_mask = 16'hF722;
defparam \COMP_VGA|vga_b_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~53 (
// Equation(s):
// \COMP_VGA|vga_b_reg~53_combout  = (\COMP_VGA|vga_b_reg~58_combout ) # ((\COMP_VGA|vga_b_reg~47_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~47_combout ),
	.datad(\COMP_VGA|vga_b_reg~58_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~53 .lut_mask = 16'hFF70;
defparam \COMP_VGA|vga_b_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \COMP_VGA|vga_b_reg[2] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_b_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_b_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[2] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_b_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \COMP_VGA|vga_b[2]~2 (
// Equation(s):
// \COMP_VGA|vga_b[2]~2_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_b_reg [2] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(gnd),
	.datac(\COMP_VGA|vga_b_reg [2]),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b[2]~2 .lut_mask = 16'hA000;
defparam \COMP_VGA|vga_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~48 (
// Equation(s):
// \COMP_VGA|vga_b_reg~48_combout  = (\COMP_VGA|vga_b_reg~44_combout  & ((\COMP_VGA|Mux4~14_combout ) # ((!\COMP_VGA|vga_b_reg[0]~41_combout )))) # (!\COMP_VGA|vga_b_reg~44_combout  & (((\COMP_VGA|Mux4~4_combout  & \COMP_VGA|vga_b_reg[0]~41_combout ))))

	.dataa(\COMP_VGA|Mux4~14_combout ),
	.datab(\COMP_VGA|vga_b_reg~44_combout ),
	.datac(\COMP_VGA|Mux4~4_combout ),
	.datad(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~48 .lut_mask = 16'hB8CC;
defparam \COMP_VGA|vga_b_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~54 (
// Equation(s):
// \COMP_VGA|vga_b_reg~54_combout  = (\COMP_VGA|vga_b_reg~59_combout ) # ((\COMP_VGA|vga_b_reg~48_combout  & ((!\COMP_VGA|vga_dis_mode [0]) # (!\COMP_VGA|vga_dis_mode [3]))))

	.dataa(\COMP_VGA|vga_b_reg~59_combout ),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~48_combout ),
	.datad(\COMP_VGA|vga_dis_mode [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~54 .lut_mask = 16'hBAFA;
defparam \COMP_VGA|vga_b_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \COMP_VGA|vga_b_reg[3] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_b_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_b_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[3] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_b_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \COMP_VGA|vga_b[3]~3 (
// Equation(s):
// \COMP_VGA|vga_b[3]~3_combout  = (\COMP_VGA|vga_b_reg [3] & (\COMP_VGA|vsync_de~q  & \COMP_VGA|hsync_de~q ))

	.dataa(\COMP_VGA|vga_b_reg [3]),
	.datab(\COMP_VGA|vsync_de~q ),
	.datac(gnd),
	.datad(\COMP_VGA|hsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b[3]~3 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_b[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~49 (
// Equation(s):
// \COMP_VGA|vga_b_reg~49_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg[0]~41_combout )))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & ((\COMP_VGA|vga_b_reg[0]~41_combout  & (\COMP_VGA|Mux4~5_combout )) # 
// (!\COMP_VGA|vga_b_reg[0]~41_combout  & ((\COMP_VGA|Mux4~17_combout )))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|Mux4~5_combout ),
	.datac(\COMP_VGA|vga_b_reg[0]~41_combout ),
	.datad(\COMP_VGA|Mux4~17_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~49 .lut_mask = 16'hE5E0;
defparam \COMP_VGA|vga_b_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~50 (
// Equation(s):
// \COMP_VGA|vga_b_reg~50_combout  = (\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg~49_combout  & \COMP_VGA|x_cnt [6])) # (!\COMP_VGA|vga_dis_mode [2]))) # (!\COMP_VGA|vga_b_reg[0]~40_combout  & (((\COMP_VGA|vga_b_reg~49_combout ))))

	.dataa(\COMP_VGA|vga_b_reg[0]~40_combout ),
	.datab(\COMP_VGA|vga_dis_mode [2]),
	.datac(\COMP_VGA|vga_b_reg~49_combout ),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~50 .lut_mask = 16'hF272;
defparam \COMP_VGA|vga_b_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \COMP_VGA|vga_b_reg~55 (
// Equation(s):
// \COMP_VGA|vga_b_reg~55_combout  = (\COMP_VGA|vga_b_reg~60_combout ) # ((\COMP_VGA|vga_b_reg~50_combout  & ((!\COMP_VGA|vga_dis_mode [3]) # (!\COMP_VGA|vga_dis_mode [0]))))

	.dataa(\COMP_VGA|vga_dis_mode [0]),
	.datab(\COMP_VGA|vga_dis_mode [3]),
	.datac(\COMP_VGA|vga_b_reg~60_combout ),
	.datad(\COMP_VGA|vga_b_reg~50_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg~55 .lut_mask = 16'hF7F0;
defparam \COMP_VGA|vga_b_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \COMP_VGA|vga_b_reg[4] (
	.clk(!\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vga_b_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vga_b_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vga_b_reg[4] .is_wysiwyg = "true";
defparam \COMP_VGA|vga_b_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \COMP_VGA|vga_b[4]~4 (
// Equation(s):
// \COMP_VGA|vga_b[4]~4_combout  = (\COMP_VGA|hsync_de~q  & (\COMP_VGA|vga_b_reg [4] & \COMP_VGA|vsync_de~q ))

	.dataa(\COMP_VGA|hsync_de~q ),
	.datab(\COMP_VGA|vga_b_reg [4]),
	.datac(gnd),
	.datad(\COMP_VGA|vsync_de~q ),
	.cin(gnd),
	.combout(\COMP_VGA|vga_b[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vga_b[4]~4 .lut_mask = 16'h8800;
defparam \COMP_VGA|vga_b[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \COMP_VGA|Equal1~1 (
// Equation(s):
// \COMP_VGA|Equal1~1_combout  = (\COMP_VGA|x_cnt [0] & !\COMP_VGA|x_cnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\COMP_VGA|x_cnt [0]),
	.datad(\COMP_VGA|x_cnt [6]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal1~1 .lut_mask = 16'h00F0;
defparam \COMP_VGA|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \COMP_VGA|Equal1~2 (
// Equation(s):
// \COMP_VGA|Equal1~2_combout  = (\COMP_VGA|Equal1~0_combout  & (!\COMP_VGA|x_cnt [10] & (\COMP_VGA|Equal1~1_combout  & !\COMP_VGA|x_cnt [8])))

	.dataa(\COMP_VGA|Equal1~0_combout ),
	.datab(\COMP_VGA|x_cnt [10]),
	.datac(\COMP_VGA|Equal1~1_combout ),
	.datad(\COMP_VGA|x_cnt [8]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal1~2 .lut_mask = 16'h0020;
defparam \COMP_VGA|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \COMP_VGA|hsync_r~2 (
// Equation(s):
// \COMP_VGA|hsync_r~2_combout  = (!\COMP_VGA|x_cnt [5] & (!\COMP_VGA|x_cnt [10] & (\COMP_VGA|x_cnt [7] & !\COMP_VGA|x_cnt [8])))

	.dataa(\COMP_VGA|x_cnt [5]),
	.datab(\COMP_VGA|x_cnt [10]),
	.datac(\COMP_VGA|x_cnt [7]),
	.datad(\COMP_VGA|x_cnt [8]),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_r~2 .lut_mask = 16'h0010;
defparam \COMP_VGA|hsync_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \COMP_VGA|hsync_r~3 (
// Equation(s):
// \COMP_VGA|hsync_r~3_combout  = (!\COMP_VGA|Equal1~2_combout  & ((\COMP_VGA|hsync_r~q ) # ((\COMP_VGA|hsync_r~2_combout  & \COMP_VGA|hsync_r~1_combout ))))

	.dataa(\COMP_VGA|Equal1~2_combout ),
	.datab(\COMP_VGA|hsync_r~2_combout ),
	.datac(\COMP_VGA|hsync_r~q ),
	.datad(\COMP_VGA|hsync_r~1_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|hsync_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|hsync_r~3 .lut_mask = 16'h5450;
defparam \COMP_VGA|hsync_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \COMP_VGA|hsync_r (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|hsync_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|hsync_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|hsync_r .is_wysiwyg = "true";
defparam \COMP_VGA|hsync_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \COMP_VGA|Equal6~0 (
// Equation(s):
// \COMP_VGA|Equal6~0_combout  = (!\COMP_VGA|y_cnt [1] & (\COMP_VGA|always0~2_combout  & (!\COMP_VGA|y_cnt [5] & \COMP_VGA|y_cnt [0])))

	.dataa(\COMP_VGA|y_cnt [1]),
	.datab(\COMP_VGA|always0~2_combout ),
	.datac(\COMP_VGA|y_cnt [5]),
	.datad(\COMP_VGA|y_cnt [0]),
	.cin(gnd),
	.combout(\COMP_VGA|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|Equal6~0 .lut_mask = 16'h0400;
defparam \COMP_VGA|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \COMP_VGA|vsync_r~0 (
// Equation(s):
// \COMP_VGA|vsync_r~0_combout  = (!\COMP_VGA|y_cnt [5] & (\COMP_VGA|Equal8~0_combout  & (\COMP_VGA|y_cnt [2] & !\COMP_VGA|y_cnt [0])))

	.dataa(\COMP_VGA|y_cnt [5]),
	.datab(\COMP_VGA|Equal8~0_combout ),
	.datac(\COMP_VGA|y_cnt [2]),
	.datad(\COMP_VGA|y_cnt [0]),
	.cin(gnd),
	.combout(\COMP_VGA|vsync_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vsync_r~0 .lut_mask = 16'h0040;
defparam \COMP_VGA|vsync_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \COMP_VGA|vsync_r~1 (
// Equation(s):
// \COMP_VGA|vsync_r~1_combout  = (\COMP_VGA|always0~1_combout  & (!\COMP_VGA|Equal6~0_combout  & ((\COMP_VGA|vsync_r~q ) # (\COMP_VGA|vsync_r~0_combout )))) # (!\COMP_VGA|always0~1_combout  & (((\COMP_VGA|vsync_r~q ) # (\COMP_VGA|vsync_r~0_combout ))))

	.dataa(\COMP_VGA|always0~1_combout ),
	.datab(\COMP_VGA|Equal6~0_combout ),
	.datac(\COMP_VGA|vsync_r~q ),
	.datad(\COMP_VGA|vsync_r~0_combout ),
	.cin(gnd),
	.combout(\COMP_VGA|vsync_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_VGA|vsync_r~1 .lut_mask = 16'h7770;
defparam \COMP_VGA|vsync_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \COMP_VGA|vsync_r (
	.clk(\COMP_VGA|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\COMP_VGA|vsync_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_VGA|vsync_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_VGA|vsync_r .is_wysiwyg = "true";
defparam \COMP_VGA|vsync_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \COMP_CCD|clk_buf~0 (
// Equation(s):
// \COMP_CCD|clk_buf~0_combout  = (\COMP_CCD|Equal4~0_combout  & ((\COMP_CCD|process_2:count[1]~q  & ((!\COMP_CCD|process_2:count[0]~q ))) # (!\COMP_CCD|process_2:count[1]~q  & (!\COMP_CCD|process_2:count[31]~q ))))

	.dataa(\COMP_CCD|process_2:count[1]~q ),
	.datab(\COMP_CCD|process_2:count[31]~q ),
	.datac(\COMP_CCD|process_2:count[0]~q ),
	.datad(\COMP_CCD|Equal4~0_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_buf~0_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_buf~0 .lut_mask = 16'h1B00;
defparam \COMP_CCD|clk_buf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \COMP_CCD|LessThan1~7 (
// Equation(s):
// \COMP_CCD|LessThan1~7_combout  = (((!\COMP_CCD|process_2:count[2]~q  & !\COMP_CCD|process_2:count[1]~q )) # (!\COMP_CCD|process_2:count[3]~q )) # (!\COMP_CCD|process_2:count[4]~q )

	.dataa(\COMP_CCD|process_2:count[2]~q ),
	.datab(\COMP_CCD|process_2:count[4]~q ),
	.datac(\COMP_CCD|process_2:count[3]~q ),
	.datad(\COMP_CCD|process_2:count[1]~q ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~7 .lut_mask = 16'h3F7F;
defparam \COMP_CCD|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \COMP_CCD|LessThan1~8 (
// Equation(s):
// \COMP_CCD|LessThan1~8_combout  = ((!\COMP_CCD|process_2:count[5]~q  & \COMP_CCD|LessThan1~7_combout )) # (!\COMP_CCD|process_2:count[6]~q )

	.dataa(\COMP_CCD|process_2:count[6]~q ),
	.datab(gnd),
	.datac(\COMP_CCD|process_2:count[5]~q ),
	.datad(\COMP_CCD|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~8 .lut_mask = 16'h5F55;
defparam \COMP_CCD|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \COMP_CCD|LessThan1~9 (
// Equation(s):
// \COMP_CCD|LessThan1~9_combout  = ((\COMP_CCD|LessThan1~5_combout  & (!\COMP_CCD|process_2:count[7]~q  & \COMP_CCD|LessThan1~8_combout ))) # (!\COMP_CCD|process_2:count[12]~q )

	.dataa(\COMP_CCD|LessThan1~5_combout ),
	.datab(\COMP_CCD|process_2:count[12]~q ),
	.datac(\COMP_CCD|process_2:count[7]~q ),
	.datad(\COMP_CCD|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|LessThan1~9 .lut_mask = 16'h3B33;
defparam \COMP_CCD|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \COMP_CCD|clk_buf~1 (
// Equation(s):
// \COMP_CCD|clk_buf~1_combout  = \COMP_CCD|clk_buf~q  $ (((\COMP_CCD|LessThan1~9_combout  & (\COMP_CCD|LessThan1~6_combout  & !\COMP_CCD|clk_buf~0_combout ))))

	.dataa(\COMP_CCD|LessThan1~9_combout ),
	.datab(\COMP_CCD|clk_buf~q ),
	.datac(\COMP_CCD|LessThan1~6_combout ),
	.datad(\COMP_CCD|clk_buf~0_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_buf~1_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_buf~1 .lut_mask = 16'hCC6C;
defparam \COMP_CCD|clk_buf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \COMP_CCD|clk_buf~2 (
// Equation(s):
// \COMP_CCD|clk_buf~2_combout  = (!\COMP_CCD|LessThan0~1_combout  & ((\COMP_CCD|clk_buf~1_combout ) # ((\COMP_CCD|process_2:count[1]~q  & \COMP_CCD|clk_buf~0_combout ))))

	.dataa(\COMP_CCD|process_2:count[1]~q ),
	.datab(\COMP_CCD|clk_buf~0_combout ),
	.datac(\COMP_CCD|LessThan0~1_combout ),
	.datad(\COMP_CCD|clk_buf~1_combout ),
	.cin(gnd),
	.combout(\COMP_CCD|clk_buf~2_combout ),
	.cout());
// synopsys translate_off
defparam \COMP_CCD|clk_buf~2 .lut_mask = 16'h0F08;
defparam \COMP_CCD|clk_buf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \COMP_CCD|clk_buf (
	.clk(!\COMP_CCD|clk_div~clkctrl_outclk ),
	.d(\COMP_CCD|clk_buf~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_CCD|clk_buf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_CCD|clk_buf .is_wysiwyg = "true";
defparam \COMP_CCD|clk_buf .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \key_sub~input (
	.i(key_sub),
	.ibar(gnd),
	.o(\key_sub~input_o ));
// synopsys translate_off
defparam \key_sub~input .bus_hold = "false";
defparam \key_sub~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
