Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 01:11:24 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2447 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.243        0.000                      0                 6745        0.051        0.000                      0                 6745        3.000        0.000                       0                  2453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.243        0.000                      0                 6745        0.183        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.245        0.000                      0                 6745        0.183        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.243        0.000                      0                 6745        0.051        0.000                      0                 6745  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.243        0.000                      0                 6745        0.051        0.000                      0                 6745  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.035ns  (logic 6.067ns (46.546%)  route 6.968ns (53.454%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 14.694 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.258    -0.358    statemachine/clk_out_65mhz
    SLICE_X8Y89          FDRE                                         r  statemachine/SN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.393     0.035 f  statemachine/SN_reg[2]/Q
                         net (fo=15, routed)          0.519     0.553    statemachine/outgoingSEQ[2]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.097     0.650 r  statemachine/packet[126]_i_12/O
                         net (fo=1, routed)           0.000     0.650    statemachine/packet[126]_i_12_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.052 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.052    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.144 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.144    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.301 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.581     1.882    packetgen/p_0_in[22]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.209     2.091 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.393     2.485    packetgen/packet[126]_i_23_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.097     2.582 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.597     3.178    packetgen/packet[126]_i_9_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.097     3.275 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.506     3.781    kbdexport1/SN_reg[20]
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.097     3.878 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.319     4.197    kbdexport1/packet[159]_i_129_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.097     4.294 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.294    kbdexport1/packet[159]_i_132_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.771 r  kbdexport1/packet_reg[159]_i_119/O[3]
                         net (fo=2, routed)           0.504     5.275    statemachine/SN_reg[18]_0[3]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.234     5.509 r  statemachine/packet[159]_i_105/O
                         net (fo=2, routed)           0.467     5.976    statemachine/packet[159]_i_105_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.073 r  statemachine/packet[159]_i_109/O
                         net (fo=1, routed)           0.000     6.073    statemachine/packet[159]_i_109_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.452 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.452    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.689 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.606     7.295    statemachine_n_118
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.222     7.517 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.322     7.840    packet[159]_i_54_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I1_O)        0.097     7.937 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.400     8.337    packet[159]_i_34_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.097     8.434 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.434    packet[159]_i_38_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.829 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.829    packet_reg[159]_i_21_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.988 r  packet_reg[147]_i_3/O[0]
                         net (fo=2, routed)           0.454     9.442    p_1_in12_in[0]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.224     9.666 r  packet[147]_i_7/O
                         net (fo=1, routed)           0.000     9.666    packet[147]_i_7_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.045 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.045    packet_reg[147]_i_2_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.137 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    packet_reg[151]_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.317 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.572    10.889    packetgen/checksum2[10]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    11.508 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.731 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.727    12.458    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.218    12.676 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.676    packetgen/checksum[14]
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.214    14.694    packetgen/clk_out_65mhz
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    15.042    
                         clock uncertainty           -0.132    14.910    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[8]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 5.592ns (44.447%)  route 6.989ns (55.553%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.608    12.210    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 5.592ns (44.530%)  route 6.966ns (55.470%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.584    12.186    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[13]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.439%)  route 0.118ns (45.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X0Y80          FDRE                                         r  kbdexport1/cstring_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/cstring_reg[58]/Q
                         net (fo=6, routed)           0.118    -0.309    kbdexport1/currentkeyboard[58]
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.063    -0.492    kbdexport1/messageoutarray4_reg[58]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.902%)  route 0.111ns (44.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    srx/clk_out_65mhz
    SLICE_X32Y90         FDRE                                         r  srx/data_q_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  srx/data_q_reg[254]/Q
                         net (fo=7, routed)           0.111    -0.342    packetrcv/Q[193]
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    packetrcv/clk_out_65mhz
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.052    -0.526    packetrcv/seq_reg[30]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 srx/data_q_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.078%)  route 0.130ns (47.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.568    -0.596    srx/clk_out_65mhz
    SLICE_X29Y85         FDRE                                         r  srx/data_q_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  srx/data_q_reg[231]/Q
                         net (fo=7, routed)           0.130    -0.326    packetrcv/Q[170]
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.072    -0.510    packetrcv/seq_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 srx/data_q_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    srx/clk_out_65mhz
    SLICE_X48Y85         FDRE                                         r  srx/data_q_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  srx/data_q_reg[100]/Q
                         net (fo=8, routed)           0.130    -0.331    packetrcv/Q[100]
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    packetrcv/clk_out_65mhz
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070    -0.518    packetrcv/messagepart3_reg[100]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X5Y82          FDRE                                         r  packetgen/packet_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  packetgen/packet_reg[73]/Q
                         net (fo=1, routed)           0.099    -0.340    stx/data[64]
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.806    stx/clk_out_65mhz
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.022    -0.530    stx/data_q_reg[73]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 srx/data_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.565    -0.599    srx/clk_out_65mhz
    SLICE_X44Y87         FDRE                                         r  srx/data_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  srx/data_q_reg[59]/Q
                         net (fo=8, routed)           0.136    -0.322    packetrcv/Q[59]
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.070    -0.512    packetrcv/messagepart2_reg[59]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.603    -0.561    packetgen/clk_out_65mhz
    SLICE_X2Y92          FDRE                                         r  packetgen/packet_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  packetgen/packet_reg[17]/Q
                         net (fo=1, routed)           0.107    -0.290    stx/data[15]
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.876    -0.797    stx/clk_out_65mhz
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.063    -0.482    stx/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X8Y92          FDRE                                         r  packetgen/packet_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[231]/Q
                         net (fo=1, routed)           0.112    -0.314    stx/data[170]
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.070    -0.507    stx/data_q_reg[231]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.268%)  route 0.099ns (43.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[75]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.019    -0.562    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[96]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[84]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.018    -0.563    stx/data_q_reg[96]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y27     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y40     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y31     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y59      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y59      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.529    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.035ns  (logic 6.067ns (46.546%)  route 6.968ns (53.454%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 14.694 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.258    -0.358    statemachine/clk_out_65mhz
    SLICE_X8Y89          FDRE                                         r  statemachine/SN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.393     0.035 f  statemachine/SN_reg[2]/Q
                         net (fo=15, routed)          0.519     0.553    statemachine/outgoingSEQ[2]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.097     0.650 r  statemachine/packet[126]_i_12/O
                         net (fo=1, routed)           0.000     0.650    statemachine/packet[126]_i_12_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.052 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.052    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.144 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.144    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.301 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.581     1.882    packetgen/p_0_in[22]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.209     2.091 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.393     2.485    packetgen/packet[126]_i_23_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.097     2.582 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.597     3.178    packetgen/packet[126]_i_9_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.097     3.275 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.506     3.781    kbdexport1/SN_reg[20]
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.097     3.878 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.319     4.197    kbdexport1/packet[159]_i_129_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.097     4.294 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.294    kbdexport1/packet[159]_i_132_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.771 r  kbdexport1/packet_reg[159]_i_119/O[3]
                         net (fo=2, routed)           0.504     5.275    statemachine/SN_reg[18]_0[3]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.234     5.509 r  statemachine/packet[159]_i_105/O
                         net (fo=2, routed)           0.467     5.976    statemachine/packet[159]_i_105_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.073 r  statemachine/packet[159]_i_109/O
                         net (fo=1, routed)           0.000     6.073    statemachine/packet[159]_i_109_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.452 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.452    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.689 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.606     7.295    statemachine_n_118
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.222     7.517 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.322     7.840    packet[159]_i_54_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I1_O)        0.097     7.937 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.400     8.337    packet[159]_i_34_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.097     8.434 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.434    packet[159]_i_38_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.829 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.829    packet_reg[159]_i_21_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.988 r  packet_reg[147]_i_3/O[0]
                         net (fo=2, routed)           0.454     9.442    p_1_in12_in[0]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.224     9.666 r  packet[147]_i_7/O
                         net (fo=1, routed)           0.000     9.666    packet[147]_i_7_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.045 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.045    packet_reg[147]_i_2_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.137 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    packet_reg[151]_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.317 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.572    10.889    packetgen/checksum2[10]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    11.508 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.731 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.727    12.458    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.218    12.676 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.676    packetgen/checksum[14]
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.214    14.694    packetgen/clk_out_65mhz
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    15.042    
                         clock uncertainty           -0.130    14.912    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.064    14.976    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[7]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[8]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 5.592ns (44.447%)  route 6.989ns (55.553%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.608    12.210    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X33Y83         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[4]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 5.592ns (44.530%)  route 6.966ns (55.470%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.584    12.186    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[13]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.439%)  route 0.118ns (45.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X0Y80          FDRE                                         r  kbdexport1/cstring_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/cstring_reg[58]/Q
                         net (fo=6, routed)           0.118    -0.309    kbdexport1/currentkeyboard[58]
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.063    -0.492    kbdexport1/messageoutarray4_reg[58]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.902%)  route 0.111ns (44.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    srx/clk_out_65mhz
    SLICE_X32Y90         FDRE                                         r  srx/data_q_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  srx/data_q_reg[254]/Q
                         net (fo=7, routed)           0.111    -0.342    packetrcv/Q[193]
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    packetrcv/clk_out_65mhz
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.052    -0.526    packetrcv/seq_reg[30]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 srx/data_q_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.078%)  route 0.130ns (47.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.568    -0.596    srx/clk_out_65mhz
    SLICE_X29Y85         FDRE                                         r  srx/data_q_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  srx/data_q_reg[231]/Q
                         net (fo=7, routed)           0.130    -0.326    packetrcv/Q[170]
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.072    -0.510    packetrcv/seq_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 srx/data_q_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    srx/clk_out_65mhz
    SLICE_X48Y85         FDRE                                         r  srx/data_q_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  srx/data_q_reg[100]/Q
                         net (fo=8, routed)           0.130    -0.331    packetrcv/Q[100]
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    packetrcv/clk_out_65mhz
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070    -0.518    packetrcv/messagepart3_reg[100]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X5Y82          FDRE                                         r  packetgen/packet_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  packetgen/packet_reg[73]/Q
                         net (fo=1, routed)           0.099    -0.340    stx/data[64]
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.806    stx/clk_out_65mhz
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.022    -0.530    stx/data_q_reg[73]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 srx/data_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.565    -0.599    srx/clk_out_65mhz
    SLICE_X44Y87         FDRE                                         r  srx/data_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  srx/data_q_reg[59]/Q
                         net (fo=8, routed)           0.136    -0.322    packetrcv/Q[59]
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.070    -0.512    packetrcv/messagepart2_reg[59]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.603    -0.561    packetgen/clk_out_65mhz
    SLICE_X2Y92          FDRE                                         r  packetgen/packet_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  packetgen/packet_reg[17]/Q
                         net (fo=1, routed)           0.107    -0.290    stx/data[15]
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.876    -0.797    stx/clk_out_65mhz
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.063    -0.482    stx/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X8Y92          FDRE                                         r  packetgen/packet_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[231]/Q
                         net (fo=1, routed)           0.112    -0.314    stx/data[170]
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.070    -0.507    stx/data_q_reg[231]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.268%)  route 0.099ns (43.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[75]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.019    -0.562    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[96]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[84]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.018    -0.563    stx/data_q_reg[96]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y27     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y40     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y31     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y59      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y59      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y60      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.035ns  (logic 6.067ns (46.546%)  route 6.968ns (53.454%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 14.694 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.258    -0.358    statemachine/clk_out_65mhz
    SLICE_X8Y89          FDRE                                         r  statemachine/SN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.393     0.035 f  statemachine/SN_reg[2]/Q
                         net (fo=15, routed)          0.519     0.553    statemachine/outgoingSEQ[2]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.097     0.650 r  statemachine/packet[126]_i_12/O
                         net (fo=1, routed)           0.000     0.650    statemachine/packet[126]_i_12_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.052 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.052    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.144 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.144    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.301 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.581     1.882    packetgen/p_0_in[22]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.209     2.091 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.393     2.485    packetgen/packet[126]_i_23_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.097     2.582 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.597     3.178    packetgen/packet[126]_i_9_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.097     3.275 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.506     3.781    kbdexport1/SN_reg[20]
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.097     3.878 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.319     4.197    kbdexport1/packet[159]_i_129_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.097     4.294 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.294    kbdexport1/packet[159]_i_132_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.771 r  kbdexport1/packet_reg[159]_i_119/O[3]
                         net (fo=2, routed)           0.504     5.275    statemachine/SN_reg[18]_0[3]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.234     5.509 r  statemachine/packet[159]_i_105/O
                         net (fo=2, routed)           0.467     5.976    statemachine/packet[159]_i_105_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.073 r  statemachine/packet[159]_i_109/O
                         net (fo=1, routed)           0.000     6.073    statemachine/packet[159]_i_109_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.452 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.452    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.689 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.606     7.295    statemachine_n_118
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.222     7.517 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.322     7.840    packet[159]_i_54_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I1_O)        0.097     7.937 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.400     8.337    packet[159]_i_34_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.097     8.434 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.434    packet[159]_i_38_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.829 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.829    packet_reg[159]_i_21_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.988 r  packet_reg[147]_i_3/O[0]
                         net (fo=2, routed)           0.454     9.442    p_1_in12_in[0]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.224     9.666 r  packet[147]_i_7/O
                         net (fo=1, routed)           0.000     9.666    packet[147]_i_7_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.045 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.045    packet_reg[147]_i_2_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.137 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    packet_reg[151]_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.317 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.572    10.889    packetgen/checksum2[10]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    11.508 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.731 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.727    12.458    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.218    12.676 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.676    packetgen/checksum[14]
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.214    14.694    packetgen/clk_out_65mhz
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    15.042    
                         clock uncertainty           -0.132    14.910    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[8]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 5.592ns (44.447%)  route 6.989ns (55.553%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.608    12.210    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 5.592ns (44.530%)  route 6.966ns (55.470%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.584    12.186    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[13]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.439%)  route 0.118ns (45.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X0Y80          FDRE                                         r  kbdexport1/cstring_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/cstring_reg[58]/Q
                         net (fo=6, routed)           0.118    -0.309    kbdexport1/currentkeyboard[58]
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.063    -0.360    kbdexport1/messageoutarray4_reg[58]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.902%)  route 0.111ns (44.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    srx/clk_out_65mhz
    SLICE_X32Y90         FDRE                                         r  srx/data_q_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  srx/data_q_reg[254]/Q
                         net (fo=7, routed)           0.111    -0.342    packetrcv/Q[193]
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    packetrcv/clk_out_65mhz
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.052    -0.394    packetrcv/seq_reg[30]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 srx/data_q_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.078%)  route 0.130ns (47.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.568    -0.596    srx/clk_out_65mhz
    SLICE_X29Y85         FDRE                                         r  srx/data_q_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  srx/data_q_reg[231]/Q
                         net (fo=7, routed)           0.130    -0.326    packetrcv/Q[170]
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.072    -0.378    packetrcv/seq_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    srx/clk_out_65mhz
    SLICE_X48Y85         FDRE                                         r  srx/data_q_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  srx/data_q_reg[100]/Q
                         net (fo=8, routed)           0.130    -0.331    packetrcv/Q[100]
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    packetrcv/clk_out_65mhz
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070    -0.386    packetrcv/messagepart3_reg[100]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X5Y82          FDRE                                         r  packetgen/packet_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  packetgen/packet_reg[73]/Q
                         net (fo=1, routed)           0.099    -0.340    stx/data[64]
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.806    stx/clk_out_65mhz
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.022    -0.398    stx/data_q_reg[73]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srx/data_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.565    -0.599    srx/clk_out_65mhz
    SLICE_X44Y87         FDRE                                         r  srx/data_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  srx/data_q_reg[59]/Q
                         net (fo=8, routed)           0.136    -0.322    packetrcv/Q[59]
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.070    -0.380    packetrcv/messagepart2_reg[59]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.603    -0.561    packetgen/clk_out_65mhz
    SLICE_X2Y92          FDRE                                         r  packetgen/packet_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  packetgen/packet_reg[17]/Q
                         net (fo=1, routed)           0.107    -0.290    stx/data[15]
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.876    -0.797    stx/clk_out_65mhz
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.132    -0.413    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.063    -0.350    stx/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X8Y92          FDRE                                         r  packetgen/packet_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[231]/Q
                         net (fo=1, routed)           0.112    -0.314    stx/data[170]
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.070    -0.375    stx/data_q_reg[231]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.268%)  route 0.099ns (43.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[75]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.019    -0.430    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[96]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[84]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.018    -0.431    stx/data_q_reg[96]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 5.592ns (44.186%)  route 7.064ns (55.814%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.682    12.284    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.145    14.625    packetrcv/clk_out_65mhz
    SLICE_X32Y82         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.314    14.527    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.035ns  (logic 6.067ns (46.546%)  route 6.968ns (53.454%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 14.694 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.258    -0.358    statemachine/clk_out_65mhz
    SLICE_X8Y89          FDRE                                         r  statemachine/SN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.393     0.035 f  statemachine/SN_reg[2]/Q
                         net (fo=15, routed)          0.519     0.553    statemachine/outgoingSEQ[2]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.097     0.650 r  statemachine/packet[126]_i_12/O
                         net (fo=1, routed)           0.000     0.650    statemachine/packet[126]_i_12_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.052 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.052    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.144 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.144    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.301 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.581     1.882    packetgen/p_0_in[22]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.209     2.091 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.393     2.485    packetgen/packet[126]_i_23_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.097     2.582 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.597     3.178    packetgen/packet[126]_i_9_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.097     3.275 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.506     3.781    kbdexport1/SN_reg[20]
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.097     3.878 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.319     4.197    kbdexport1/packet[159]_i_129_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.097     4.294 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.294    kbdexport1/packet[159]_i_132_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.771 r  kbdexport1/packet_reg[159]_i_119/O[3]
                         net (fo=2, routed)           0.504     5.275    statemachine/SN_reg[18]_0[3]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.234     5.509 r  statemachine/packet[159]_i_105/O
                         net (fo=2, routed)           0.467     5.976    statemachine/packet[159]_i_105_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.073 r  statemachine/packet[159]_i_109/O
                         net (fo=1, routed)           0.000     6.073    statemachine/packet[159]_i_109_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.452 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.452    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.689 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.606     7.295    statemachine_n_118
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.222     7.517 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.322     7.840    packet[159]_i_54_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I1_O)        0.097     7.937 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.400     8.337    packet[159]_i_34_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.097     8.434 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.434    packet[159]_i_38_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.829 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.829    packet_reg[159]_i_21_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.988 r  packet_reg[147]_i_3/O[0]
                         net (fo=2, routed)           0.454     9.442    p_1_in12_in[0]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.224     9.666 r  packet[147]_i_7/O
                         net (fo=1, routed)           0.000     9.666    packet[147]_i_7_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.045 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.045    packet_reg[147]_i_2_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.137 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    packet_reg[151]_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.317 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.572    10.889    packetgen/checksum2[10]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    11.508 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.731 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.727    12.458    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.218    12.676 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.676    packetgen/checksum[14]
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.214    14.694    packetgen/clk_out_65mhz
    SLICE_X7Y88          FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    15.042    
                         clock uncertainty           -0.132    14.910    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[5]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[6]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[7]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 5.592ns (44.435%)  route 6.993ns (55.565%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.611    12.213    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X32Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[8]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[8]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 5.592ns (44.447%)  route 6.989ns (55.553%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.608    12.210    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y83         FDRE                                         r  packetrcv/highestSNreceived_reg[4]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y83         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 srx/data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 5.592ns (44.530%)  route 6.966ns (55.470%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 14.626 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.246    -0.371    srx/clk_out_65mhz
    SLICE_X38Y84         FDRE                                         r  srx/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  srx/data_q_reg[18]/Q
                         net (fo=8, routed)           0.828     0.849    srx/data[18]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.103     0.952 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.413     1.366    srx/state[1]_i_392_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.240     1.606 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.606    srx/state[1]_i_395_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.905 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.905    srx/state_reg[1]_i_365_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.064 r  srx/state_reg[1]_i_338/O[0]
                         net (fo=2, routed)           0.917     2.981    srx_n_239
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.228     3.209 r  state[1]_i_316/O
                         net (fo=2, routed)           0.319     3.527    state[1]_i_316_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.239     3.766 r  state[1]_i_320/O
                         net (fo=1, routed)           0.000     3.766    state[1]_i_320_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.178 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     4.178    state_reg[1]_i_210_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.267 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.267    state_reg[1]_i_149_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.497 r  state_reg[1]_i_100/O[1]
                         net (fo=3, routed)           0.577     5.074    srx/data_q_reg[30]_0[1]
    SLICE_X31Y89         LUT3 (Prop_lut3_I1_O)        0.225     5.299 r  srx/state[1]_i_147/O
                         net (fo=2, routed)           0.304     5.603    srx/state[1]_i_147_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.097     5.700 r  srx/state[1]_i_93/O
                         net (fo=2, routed)           0.391     6.090    srx/state[1]_i_93_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.097     6.187 r  srx/state[1]_i_97/O
                         net (fo=1, routed)           0.000     6.187    srx/state[1]_i_97_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.488 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.488    srx/state_reg[1]_i_55_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.718 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.415     7.133    srx/packetrcv/p_1_in17_in[1]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.225     7.358 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.358    srx/state[1]_i_36_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.770 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.770    srx/state_reg[1]_i_12_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.859 r  srx/highestSNreceived_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.859    srx/highestSNreceived_reg[31]_i_10_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.089 r  srx/highestSNreceived_reg[31]_i_11/O[1]
                         net (fo=4, routed)           0.324     8.413    packetrcv/checksum2[9]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     9.033 r  packetrcv/state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.033    packetrcv/state_reg[1]_i_10_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.192 r  packetrcv/state_reg[1]_i_11/O[0]
                         net (fo=1, routed)           0.600     9.793    packetrcv/state_reg[1]_i_11_n_7
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.224    10.017 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.436    10.453    s1/data_q_reg[271]_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.550 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.327    10.877    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.097    10.974 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.531    11.505    packetrcv/out_reg
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.097    11.602 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.584    12.186    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.146    14.626    packetrcv/clk_out_65mhz
    SLICE_X33Y84         FDRE                                         r  packetrcv/highestSNreceived_reg[13]/C
                         clock pessimism              0.348    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.314    14.528    packetrcv/highestSNreceived_reg[13]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.439%)  route 0.118ns (45.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X0Y80          FDRE                                         r  kbdexport1/cstring_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/cstring_reg[58]/Q
                         net (fo=6, routed)           0.118    -0.309    kbdexport1/currentkeyboard[58]
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X2Y79          FDRE                                         r  kbdexport1/messageoutarray4_reg[58]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.063    -0.360    kbdexport1/messageoutarray4_reg[58]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.902%)  route 0.111ns (44.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    srx/clk_out_65mhz
    SLICE_X32Y90         FDRE                                         r  srx/data_q_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  srx/data_q_reg[254]/Q
                         net (fo=7, routed)           0.111    -0.342    packetrcv/Q[193]
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    packetrcv/clk_out_65mhz
    SLICE_X30Y90         FDRE                                         r  packetrcv/seq_reg[30]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.052    -0.394    packetrcv/seq_reg[30]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 srx/data_q_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/seq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.078%)  route 0.130ns (47.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.568    -0.596    srx/clk_out_65mhz
    SLICE_X29Y85         FDRE                                         r  srx/data_q_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  srx/data_q_reg[231]/Q
                         net (fo=7, routed)           0.130    -0.326    packetrcv/Q[170]
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X29Y84         FDRE                                         r  packetrcv/seq_reg[7]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.072    -0.378    packetrcv/seq_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srx/data_q_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    srx/clk_out_65mhz
    SLICE_X48Y85         FDRE                                         r  srx/data_q_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  srx/data_q_reg[100]/Q
                         net (fo=8, routed)           0.130    -0.331    packetrcv/Q[100]
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    packetrcv/clk_out_65mhz
    SLICE_X49Y84         FDRE                                         r  packetrcv/messagepart3_reg[100]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070    -0.386    packetrcv/messagepart3_reg[100]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X5Y82          FDRE                                         r  packetgen/packet_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  packetgen/packet_reg[73]/Q
                         net (fo=1, routed)           0.099    -0.340    stx/data[64]
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.867    -0.806    stx/clk_out_65mhz
    SLICE_X7Y83          FDRE                                         r  stx/data_q_reg[73]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.022    -0.398    stx/data_q_reg[73]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srx/data_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.565    -0.599    srx/clk_out_65mhz
    SLICE_X44Y87         FDRE                                         r  srx/data_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  srx/data_q_reg[59]/Q
                         net (fo=8, routed)           0.136    -0.322    packetrcv/Q[59]
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetrcv/clk_out_65mhz
    SLICE_X45Y89         FDRE                                         r  packetrcv/messagepart2_reg[59]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.070    -0.380    packetrcv/messagepart2_reg[59]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.603    -0.561    packetgen/clk_out_65mhz
    SLICE_X2Y92          FDRE                                         r  packetgen/packet_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  packetgen/packet_reg[17]/Q
                         net (fo=1, routed)           0.107    -0.290    stx/data[15]
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.876    -0.797    stx/clk_out_65mhz
    SLICE_X2Y91          FDRE                                         r  stx/data_q_reg[17]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.132    -0.413    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.063    -0.350    stx/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X8Y92          FDRE                                         r  packetgen/packet_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[231]/Q
                         net (fo=1, routed)           0.112    -0.314    stx/data[170]
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y92          FDRE                                         r  stx/data_q_reg[231]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.070    -0.375    stx/data_q_reg[231]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.268%)  route 0.099ns (43.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[75]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.019    -0.430    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X15Y82         FDRE                                         r  packetgen/packet_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  packetgen/packet_reg[96]/Q
                         net (fo=1, routed)           0.099    -0.368    stx/data[84]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[96]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.018    -0.431    stx/data_q_reg[96]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.063    





