
---------- Begin Simulation Statistics ----------
final_tick                                85939311500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114566                       # Simulator instruction rate (inst/s)
host_mem_usage                                 650120                       # Number of bytes of host memory used
host_op_rate                                   116073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   872.86                       # Real time elapsed on the host
host_tick_rate                               98457589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085939                       # Number of seconds simulated
sim_ticks                                 85939311500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.718786                       # CPI: cycles per instruction
system.cpu.discardedOps                        415314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        40586030                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581806                       # IPC: instructions per cycle
system.cpu.numCycles                        171878623                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       131292593                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       231776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        480407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       750808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1503125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            843                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5466205                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425941                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788830                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784579                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847570                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57615516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57615516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57615874                       # number of overall hits
system.cpu.dcache.overall_hits::total        57615874                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       776814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         776814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       868030                       # number of overall misses
system.cpu.dcache.overall_misses::total        868030                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29561220500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29561220500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29561220500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29561220500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014842                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38054.438386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38054.438386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34055.528611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34055.528611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       642855                       # number of writebacks
system.cpu.dcache.writebacks::total            642855                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        71046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        71046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        71046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        71046                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       751406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       751406                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23934190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23934190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27511137000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27511137000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33912.262953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33912.262953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36612.879056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36612.879056                       # average overall mshr miss latency
system.cpu.dcache.replacements                 750383                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45178527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45178527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       406404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        406404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9052545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9052545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22274.743851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22274.743851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8286370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8286370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20794.215220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20794.215220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12436989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12436989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       370410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       370410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20508675500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20508675500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55367.499528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55367.499528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15647820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15647820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50924.647058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50924.647058                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3576947000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3576947000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78376.506420                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78376.506420                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.988068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58367356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            751407                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.677418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.988068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117719367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117719367                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37054269                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48250000                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325605                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14473734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14473734                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14473734                       # number of overall hits
system.cpu.icache.overall_hits::total        14473734                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68339000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68339000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68339000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68339000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14474647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14474647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14474647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14474647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74851.040526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74851.040526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74851.040526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74851.040526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          422                       # number of writebacks
system.cpu.icache.writebacks::total               422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67426000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67426000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73851.040526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73851.040526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73851.040526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73851.040526                       # average overall mshr miss latency
system.cpu.icache.replacements                    422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14473734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14473734                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14474647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14474647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74851.040526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74851.040526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67426000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67426000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73851.040526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73851.040526                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.138486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14474647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15853.939759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.138486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28950207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28950207                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85939311500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               503579                       # number of demand (read+write) hits
system.l2.demand_hits::total                   503663                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  84                       # number of overall hits
system.l2.overall_hits::.cpu.data              503579                       # number of overall hits
system.l2.overall_hits::total                  503663                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             247828                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            247828                       # number of overall misses
system.l2.overall_misses::total                248657                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21060978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21126102500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65124500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21060978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21126102500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           751407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               752320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          751407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              752320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.329819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.329819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78557.901086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84982.237681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84960.819522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78557.901086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84982.237681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84960.819522                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              156106                       # number of writebacks
system.l2.writebacks::total                    156106                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        247819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       247819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18581930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18638718500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18581930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18638718500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.329807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.329807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68584.541063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74981.863780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74960.560554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68584.541063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74981.863780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74960.560554                       # average overall mshr miss latency
system.l2.replacements                         232584                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       642855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           642855                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       642855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       642855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              402                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          402                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          402                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150976                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          156298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156298                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13599986500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13599986500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        307274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.508660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87013.183150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87013.183150                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       156298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12037006500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12037006500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.508660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77013.183150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77013.183150                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78557.901086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78557.901086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68584.541063                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68584.541063                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        352603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            352603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        91530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           91530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7460991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7460991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       444133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        444133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.206087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.206087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81514.164755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81514.164755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        91521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        91521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6544924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6544924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.206067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.206067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71512.811267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71512.811267                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16040.680307                       # Cycle average of tags in use
system.l2.tags.total_refs                     1502802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248968                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.036125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.691217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.903315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15919.085775                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979045                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12271616                       # Number of tag accesses
system.l2.tags.data_accesses                 12271616                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    156106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    247511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006765514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              662490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             146970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     156106                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248647                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   156106                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    308                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               156106                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  182706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.651320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.013841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.420726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9128     97.96%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           80      0.86%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.19%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      0.15%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           66      0.71%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.751449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.721527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5930     63.64%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.80%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3024     32.45%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              278      2.98%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15913408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9990784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    185.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85939253000                       # Total gap between requests
system.mem_ctrls.avgGap                     212325.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15840704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9989760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 616621.183892077068                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 184324306.577671378851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 116242029.702553525567                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       247819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       156106                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22864000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8405874250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2054150805500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27613.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33919.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13158692.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15860416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15913408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9990784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9990784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       247819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         248647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       156106                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        156106                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       616621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    184553678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        185170299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       616621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       616621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    116253945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       116253945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    116253945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       616621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    184553678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       301424244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               248339                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              156090                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9480                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3772382000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1241695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8428738250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15190.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33940.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              151585                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              87088                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       165748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   156.158409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.906443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.996235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       117824     71.09%     71.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24443     14.75%     85.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3767      2.27%     88.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2018      1.22%     89.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8975      5.41%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          697      0.42%     95.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          945      0.57%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          715      0.43%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6364      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       165748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15893696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9989760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              184.940928                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              116.242030                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       593733840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       315565635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      896369880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     409942260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6783781680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24379039650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12470978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45849411345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   533.509177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32160864000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2869620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50908827500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       589764000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       313448025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      876770580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     404847540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6783781680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23443978020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13258398720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45670988565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.433028                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34224977250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2869620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48844714250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              92349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       156106                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75654                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156298                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       729054                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 729054                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25904192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25904192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            248647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  248647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              248647                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1151687500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1335333750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            445046                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       798961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          184006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       444133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2253197                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2255445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89232768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               89318208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          232584                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9990784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           984904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 983764     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1138      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             984904                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85939311500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1394839500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1127114991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
