
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/orenaud/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/orenaud/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'orenaud' on host 'pc-eii26' (Linux_x86_64 version 5.19.0-46-generic) on Thu Jul 06 01:43:29 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/orenaud/preesm2/RFI/CodeFPGA/generated'
Sourcing Tcl script 'scripts//script_hls.tcl'
INFO: [HLS 200-1510] Running: open_project mem_write_top_rfi_C 
INFO: [HLS 200-10] Creating and opening project '/home/orenaud/preesm2/RFI/CodeFPGA/generated/mem_write_top_rfi_C'.
INFO: [HLS 200-1510] Running: set_top mem_write_top_rfi_C 
INFO: [HLS 200-1510] Running: add_files mem_write_top_rfi_C.cpp -cflags -I../include 
INFO: [HLS 200-10] Adding design file 'mem_write_top_rfi_C.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../include -cflags -I../include 
INFO: [HLS 200-10] Adding design file '../include' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/orenaud/preesm2/RFI/CodeFPGA/generated/mem_write_top_rfi_C/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Analyzing design file 'mem_write_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.08 seconds; current allocated memory: 114.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 0, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 1, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 2, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 3, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 4, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 5, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 6, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 7, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 8, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 9, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 10, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool writeOutput<double, 11, 1, 409600, 1>(double*, hls::stream<double, 0>&)' into 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:111:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.51 seconds; current allocated memory: 114.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 114.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 116.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 116.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (mem_write_top_rfi_C.cpp:139) in function 'mem_write_top_rfi_C' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mem_write_top_rfi_C' (mem_write_top_rfi_C.cpp:88)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem_write_top_rfi_C' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_write_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'mem_write_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_addr_1_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'mem_write_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_addr_2_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'mem_write_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_addr_3_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'mem_write_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_addr_4_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'mem_write_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_addr_11_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 19, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (7.591ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'mem_write_top_rfi_C' consists of the following:	'load' operation ('current_rate_10_load', mem_write_top_rfi_C.cpp:58) on static variable 'current_rate_10' [117]  (0 ns)
	'icmp' operation ('icmp_ln58', mem_write_top_rfi_C.cpp:58) [118]  (2.47 ns)
	'and' operation ('and_ln58', mem_write_top_rfi_C.cpp:58) [121]  (0.978 ns)
	multiplexor before 'phi' operation ('shouldContinue') [151]  (1.59 ns)
	blocking operation 2.55 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 140.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_write_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_im_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_real_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/mad_R_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_real_1_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/std_R_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_im_1_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/mad_I_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/std_I_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_im_0_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_real_0_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_im_1_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_real_1_o_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_write_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mem_write_top_rfi_C' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'current_rate_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'raw_data_im_o_mem', 'raw_data_real_o_mem', 'mad_R_o_mem', 'raw_data_real_1_o_mem', 'std_R_o_mem', 'raw_data_im_1_o_mem', 'mad_I_o_mem', 'std_I_o_mem', 'filtered_im_0_o_mem', 'filtered_real_0_o_mem', 'filtered_im_1_o_mem', 'filtered_real_1_o_mem', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 151.559 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 157.508 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mem_write_top_rfi_C.
INFO: [VLOG 209-307] Generating Verilog RTL for mem_write_top_rfi_C.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.48 seconds. CPU system time: 0.85 seconds. Elapsed time: 11.25 seconds; current allocated memory: -892.645 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output mem_write_top_rfi_C.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/orenaud/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 01:43:57 2023...
INFO: [HLS 200-802] Generated output file mem_write_top_rfi_C.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.01 seconds. CPU system time: 0.67 seconds. Elapsed time: 25.41 seconds; current allocated memory: 6.145 MB.
INFO: [HLS 200-112] Total CPU user time: 29.6 seconds. Total CPU system time: 1.82 seconds. Total elapsed time: 37.78 seconds; peak allocated memory: 1.026 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jul  6 01:44:07 2023...
