Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 14:50:28 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WifiTopLevel_timing_summary_routed.rpt -pb WifiTopLevel_timing_summary_routed.pb -rpx WifiTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : WifiTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.527        0.000                      0                  567        0.152        0.000                      0                  567        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.527        0.000                      0                  567        0.152        0.000                      0                  567        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.326ns (26.473%)  route 3.683ns (73.527%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.456     9.369    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.668    10.161    i_esp8226/i_tx_n_1
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    14.688    i_esp8226/current_char_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.326ns (26.473%)  route 3.683ns (73.527%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.456     9.369    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.668    10.161    i_esp8226/i_tx_n_1
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    14.688    i_esp8226/current_char_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.326ns (27.251%)  route 3.540ns (72.749%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.456     9.369    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.525    10.018    i_esp8226/i_tx_n_1
    SLICE_X6Y35          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524    14.567    i_esp8226/current_char_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.326ns (25.838%)  route 3.806ns (74.162%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.575     9.487    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.673    10.284    i_esp8226/i_tx_n_3
    SLICE_X5Y35          FDRE                                         r  i_esp8226/current_char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  i_esp8226/current_char_reg[2]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_CE)      -0.205    14.886    i_esp8226/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.326ns (27.245%)  route 3.541ns (72.755%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.456     9.369    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.526    10.019    i_esp8226/i_tx_n_1
    SLICE_X5Y35          FDRE                                         r  i_esp8226/current_char_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  i_esp8226/current_char_reg[2]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    i_esp8226/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.326ns (25.952%)  route 3.783ns (74.048%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.575     9.487    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.650    10.262    i_esp8226/i_tx_n_3
    SLICE_X6Y35          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.922    i_esp8226/current_char_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.326ns (28.020%)  route 3.406ns (71.980%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.456     9.369    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.392     9.885    i_esp8226/i_tx_n_1
    SLICE_X6Y36          FDRE                                         r  i_esp8226/current_char_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  i_esp8226/current_char_reg[3]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524    14.567    i_esp8226/current_char_reg[3]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.326ns (26.333%)  route 3.710ns (73.667%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.575     9.487    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.577    10.188    i_esp8226/i_tx_n_3
    SLICE_X7Y36          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.886    i_esp8226/current_char_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.326ns (26.405%)  route 3.696ns (73.595%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.575     9.487    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.563    10.174    i_esp8226/i_tx_n_3
    SLICE_X4Y37          FDRE                                         r  i_esp8226/current_char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/current_char_reg[4]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.887    i_esp8226/current_char_reg[4]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.326ns (26.405%)  route 3.696ns (73.595%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_esp8226/current_char_reg_rep[0]/Q
                         net (fo=29, routed)          1.711     7.319    i_esp8226/current_char_reg_rep_n_0_[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.443 f  i_esp8226/tx_data[5]_i_6/O
                         net (fo=1, routed)           0.000     7.443    i_esp8226/tx_data[5]_i_6_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     7.655 f  i_esp8226/tx_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.655    i_esp8226/tx_data_reg[5]_i_3_n_0
    SLICE_X5Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     7.749 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=4, routed)           0.847     8.596    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.316     8.912 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=3, routed)           0.575     9.487    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.563    10.174    i_esp8226/i_tx_n_3
    SLICE_X4Y37          FDRE                                         r  i_esp8226/current_char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/current_char_reg[5]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.887    i_esp8226/current_char_reg[5]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_esp8226/current_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  i_esp8226/current_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_esp8226/current_char_reg[0]/Q
                         net (fo=10, routed)          0.099     1.713    i_esp8226/current_char_reg__0[0]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.048     1.761 r  i_esp8226/current_char_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     1.761    i_esp8226/current_char_rep[1]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  i_esp8226/current_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  i_esp8226/current_char_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.123     1.609    i_esp8226/current_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_esp8226/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.589     1.472    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  i_esp8226/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  i_esp8226/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.051     1.687    i_esp8226/i_tx/tx_data_reg[4]
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.045     1.732 r  i_esp8226/i_tx/sending[5]_i_1/O
                         net (fo=1, routed)           0.000     1.732    i_esp8226/i_tx/sending[5]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  i_esp8226/i_tx/sending_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.858     1.985    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  i_esp8226/i_tx/sending_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.091     1.576    i_esp8226/i_tx/sending_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_esp8226/i_tx/sending_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.589     1.472    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  i_esp8226/i_tx/sending_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  i_esp8226/i_tx/sending_reg[5]/Q
                         net (fo=1, routed)           0.110     1.723    i_esp8226/i_tx/sending_reg_n_0_[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.045     1.768 r  i_esp8226/i_tx/sending[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    i_esp8226/i_tx/sending[4]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.857     1.984    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121     1.606    i_esp8226/i_tx/sending_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.564     1.447    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  i_esp8226/i_rx/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  i_esp8226/i_rx/data_reg[5]/Q
                         net (fo=1, routed)           0.116     1.727    i_esp8226/i_rx_n_5
    SLICE_X9Y39          FDRE                                         r  i_esp8226/last_rx_chars_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.834     1.961    i_esp8226/clk100_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  i_esp8226/last_rx_chars_reg[5]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.070     1.553    i_esp8226/last_rx_chars_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/receiving_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/receiving_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.446    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  i_esp8226/i_rx/receiving_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  i_esp8226/i_rx/receiving_reg[7]/Q
                         net (fo=2, routed)           0.158     1.745    i_esp8226/i_rx/receiving[7]
    SLICE_X10Y38         FDRE                                         r  i_esp8226/i_rx/receiving_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.834     1.961    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  i_esp8226/i_rx/receiving_reg[6]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.085     1.568    i_esp8226/i_rx/receiving_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_esp8226/i_tx/sending_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.588     1.471    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  i_esp8226/i_tx/sending_reg[0]/Q
                         net (fo=1, routed)           0.099     1.734    i_esp8226/i_tx/sending_reg_n_0_[0]
    SLICE_X5Y33          FDRE                                         r  i_esp8226/i_tx/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.857     1.984    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  i_esp8226/i_tx/tx_out_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072     1.557    i_esp8226/i_tx/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/receiving_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.446    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  i_esp8226/i_rx/receiving_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  i_esp8226/i_rx/receiving_reg[7]/Q
                         net (fo=2, routed)           0.124     1.711    i_esp8226/i_rx/receiving[7]
    SLICE_X9Y38          FDRE                                         r  i_esp8226/i_rx/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.834     1.961    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  i_esp8226/i_rx/data_reg[7]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.070     1.533    i_esp8226/i_rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.618%)  route 0.143ns (50.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  i_esp8226/i_rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_esp8226/i_rx/data_reg[0]/Q
                         net (fo=1, routed)           0.143     1.758    i_esp8226/i_rx_n_10
    SLICE_X6Y40          FDRE                                         r  i_esp8226/last_rx_chars_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     1.990    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  i_esp8226/last_rx_chars_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.085     1.576    i_esp8226/last_rx_chars_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.271%)  route 0.145ns (50.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  i_esp8226/i_rx/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_esp8226/i_rx/data_reg[1]/Q
                         net (fo=1, routed)           0.145     1.760    i_esp8226/i_rx_n_9
    SLICE_X6Y40          FDRE                                         r  i_esp8226/last_rx_chars_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     1.990    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  i_esp8226/last_rx_chars_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.085     1.576    i_esp8226/last_rx_chars_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_esp8226/last_rx_chars_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.168%)  route 0.140ns (49.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.593     1.476    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  i_esp8226/last_rx_chars_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  i_esp8226/last_rx_chars_reg[21]/Q
                         net (fo=12, routed)          0.140     1.757    i_esp8226/last_rx_chars[21]
    SLICE_X2Y42          FDRE                                         r  i_esp8226/last_rx_chars_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  i_esp8226/last_rx_chars_reg[29]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.052     1.566    i_esp8226/last_rx_chars_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    i_esp8226/current_char_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    i_esp8226/current_char_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    i_esp8226/current_char_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    i_esp8226/current_char_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    i_esp8226/current_char_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    i_esp8226/current_char_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    i_esp8226/current_char_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    i_esp8226/current_char_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    i_esp8226/current_char_reg_rep[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   i_esp8226/i_rx/baud_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   i_esp8226/i_rx/baud_count_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   i_esp8226/i_rx/baud_count_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   i_esp8226/i_rx/baud_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   i_esp8226/i_rx/baud_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    i_esp8226/i_rx/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    i_esp8226/current_char_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    i_esp8226/current_char_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    i_esp8226/current_char_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    i_esp8226/current_char_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    i_esp8226/current_char_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    i_esp8226/current_char_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    i_esp8226/current_char_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    i_esp8226/current_char_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    i_esp8226/current_char_reg_rep[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    i_esp8226/current_char_reg_rep[7]/C



