<div align="center">

<img align="center" alt="GIF" src="https://gist.githubusercontent.com/Prince-Shivaram/3ace2c813ca49546f3f5f20cd03a2d3e/raw/6058e76860d16ee29df949da3166b3653959318f/hello.gif" href="https://github.com/sp-xd" width="360px"/>
</div>

## Hey 👋, I'm Abdelhameed Mahmoud!

I am a highly motivated Physical Design Engineer 💻🔧 with strong interests in Digital IC Design ⚡ and Computer Architecture 🖥️. I thrive on tackling challenging designs, approaching problems with creativity ✨ and persistence 💪 until I find effective solutions.

Beyond working with advanced technologies and tools 🛠️, I value the opportunity to learn from and collaborate with experienced engineers 👨‍💻👩‍💻. My goal is straightforward: to contribute to my team’s success 🎯 while continuously expanding my expertise in Physical Design 📐.

I have completed projects in both FPGA 🔲 and ASIC 🏭 design, which are detailed in the Projects section of this page and on my GitHub
 🌐.
<br/>
<br/>
<div align="center">
<img align="center" alt="GIF" src="https://github.com/SP-XD/SP-XD/blob/main/images/dev-working_rounded.gif?raw=true" href="https://github.com/sp-xd" width="800px"/>
  </div>

### 🧐 More About Me:
- 💬 &nbsp; Ask me about anything tech related, I am happy to help;
- 👨🏻‍💻 &nbsp; Most of my projects are available on [Github](https://github.com/AbdelhameedMahmoud12?tab=repositories)
- 📫 &nbsp; Feel free to ping me on [LinkedIn](https://www.linkedin.com/in/abdelhameed-mahmoud-25097623b/)
- 📝 &nbsp; Checkout my [resume](https://drive.google.com/file/d/1ZpR5pVBTnl_Qybq7GE3MGy1SB1JehVSE/view?usp=sharing)


   
## 🛠️ Skills & Tools

### 🔹 HDL
- Verilog  
- SystemVerilog  
- VHDL
---

### 🔹 Technical Skills
- RTL Design, STA, CDC, ASIC Flow  
- UVM, Constraint Random Verification  
- SystemVerilog Assertions (SVAs)  
- Functional Coverage, Code Coverage, Formal Verification  

---
### 🔹 Tools
<table>
  <tr>
    <td align="center" width="120">
      <img src="https://downloadlynet.ir/wp-content/uploads/2020/03/ModelSim.png" width="360px" alt="Questa"/>
      <br>Questa / ModelSim
    </td>
    <td align="center" width="120">
      <img src="https://mboers.github.io/zynq-notes/assets/screenshots/note-2.jpg" width="360px" alt="Vivado"/>
      <br>Xilinx Vivado
    </td>
    <td align="center" width="120">
      <img src="https://talentportugal.com/wp-content/uploads/2023/08/synopsys-emprego-estagio-candidatura-espontanea-talent-banner.png" width="360px" alt="Synopsys"/>
      <br>Synopsys Tools
    </td>
    <td align="center" width="120">
      <img src="https://cdnlogo.com/logos/c/32/cadence.svg" width="360px" alt="Cadence"/>
      <br>Cadence Virtuoso
    </td>
    <td align="center" width="120">
      <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/2/21/Matlab_Logo.png/330px-Matlab_Logo.png" width="360px" alt="MATLAB"/>
      <br>MATLAB
    </td>
  </tr>
  <tr>
    <td align="top" width="120">
      <img src="https://upload.wikimedia.org/wikipedia/commons/3/36/Simulink_Logo_%28non-wordmark%29.png" width="360px" alt="Simulink"/>
      <br>Simulink
    </td>
    <td align="center" width="120">
      <img src="https://mlegimnpy7qi.i.optimole.com/w:712/h:473/q:mauto/f:best/ig:avif/https://www.softwarekey.com/wp-content/uploads/2015/05/labview-logo.png" width="360px"  alt="LabVIEW"/>
      <br>LabVIEW
    </td>
    <td align="center" width="120">
      <img src="https://upload.wikimedia.org/wikipedia/en/5/5a/Proteus_Design_Suite_Atom_Logo.png" width="360px"  alt="Proteus"/>
      <br>Proteus
    </td>
    <td align="center" width="120">
      <img src="https://logodix.com/logo/1965692.png" width="360px"  alt="HFSS"/>
      <br>ANSYS HFSS
    </td>
    <td align="center" width="120">
      <img src="https://www.jackenhack.com/wp-content/uploads/2020/01/Quartus_prime_icon.png" width="360px"  alt="Quartus® Prime"/>
      <br>Quartus® Prime
    </td>
  </tr>
</table>


---
### 🔹 Scripting & Programming Languages
<table>
  <tr>
    <td align="center" width="120">
      <img src="https://upload.wikimedia.org/wikipedia/commons/2/2a/Logo_of_the_TCL_Corporation.svg" width="48" height="48" alt="TCL"/>
      <br>TCL
    </td>
    <td align="center" width="120">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="48" height="48" alt="Python"/>
      <br>Python
    </td>
    <td align="center" width="120">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="48" height="48" alt="C++"/>
      <br>C++
    </td>
  </tr>
</table>

### 🔹 Statistics  

<div id="image-table">
    <table>
	    <tr>
    	    <td style="padding:10px">
        	    <img src="https://github-readme-stats.vercel.app/api?username=AbdelhameedMahmoud12&show_icons=true&locale=en" alt="AbdelhameedMahmoud12" width="600"/>
      	    </td>
            <td style="padding:10px">
            	<img src="https://github-readme-streak-stats.herokuapp.com/?user=AbdelhameedMahmoud12&" alt="AbdelhameedMahmoud12" width="600"/>
            </td>
        </tr>
    </table>
</div>

---
