// Seed: 3045236411
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_11 = 0;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd7
) (
    output tri id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4
    , id_22,
    input supply0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output uwire id_12,
    output wand _id_13,
    output supply0 id_14,
    input tri1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    output wire id_20
);
  wire id_23;
  xor primCall (
      id_2,
      id_11,
      id_22,
      id_3,
      id_5,
      id_24,
      id_10,
      id_16,
      id_17,
      id_23,
      id_6,
      id_1,
      id_19,
      id_15,
      id_4,
      id_18
  );
  wire id_24;
  ;
  module_0 modCall_1 (
      id_22,
      id_24,
      id_22
  );
  logic [id_13 : 1] id_25;
endmodule
