module Counter (
    input clock, 
    input reset,
    input [2:0] val,
    input clr,
    input ld,
    input en,
    output reg [2:0] out = 3'd0
);

always @(posedge clock) begin
    if (reset) begin
        out <= 3'd0;
    end else if (clr) begin
        out <= 3'd0;
    end else if (ld) begin
        out <= val;
    end else if (en) begin
        out <= val + 3'd1;
    end else begin
        out <= out;
    end
end

endmodule
