{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576157408517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576157408517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:30:08 2019 " "Processing started: Thu Dec 12 21:30:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576157408517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576157408517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevator_Controller -c Elevator_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevator_Controller -c Elevator_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576157408517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576157408751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indoor_request.v 1 1 " "Found 1 design units, including 1 entities, in source file indoor_request.v" { { "Info" "ISGN_ENTITY_NAME" "1 indoor_request " "Found entity 1: indoor_request" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outdoor_request.v 1 1 " "Found 1 design units, including 1 entities, in source file outdoor_request.v" { { "Info" "ISGN_ENTITY_NAME" "1 outdoor_request " "Found entity 1: outdoor_request" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576157408786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576157408786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floor " "Found entity 1: floor" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576157408788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576157408788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floor " "Elaborating entity \"floor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576157408809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indoor_request indoor_request:inst " "Elaborating entity \"indoor_request\" for hierarchy \"indoor_request:inst\"" {  } { { "floor.bdf" "inst" { Schematic "D:/quartus II/e12/floor.bdf" { { 144 352 608 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576157408820 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "indoor_request.v(13) " "Verilog HDL Case Statement warning at indoor_request.v(13): incomplete case statement has no default case item" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576157408820 "|indoor_request"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "indoor_request.v(13) " "Verilog HDL Case Statement information at indoor_request.v(13): all case item expressions in this case statement are onehot" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576157408820 "|indoor_request"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "request_in_seq indoor_request.v(7) " "Verilog HDL Always Construct warning at indoor_request.v(7): inferring latch(es) for variable \"request_in_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576157408820 "|indoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_in_seq\[0\] indoor_request.v(13) " "Inferred latch for \"request_in_seq\[0\]\" at indoor_request.v(13)" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408820 "|indoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_in_seq\[1\] indoor_request.v(13) " "Inferred latch for \"request_in_seq\[1\]\" at indoor_request.v(13)" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408821 "|indoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_in_seq\[2\] indoor_request.v(13) " "Inferred latch for \"request_in_seq\[2\]\" at indoor_request.v(13)" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408821 "|indoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_in_seq\[3\] indoor_request.v(13) " "Inferred latch for \"request_in_seq\[3\]\" at indoor_request.v(13)" {  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408821 "|indoor_request"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outdoor_request outdoor_request:inst6 " "Elaborating entity \"outdoor_request\" for hierarchy \"outdoor_request:inst6\"" {  } { { "floor.bdf" "inst6" { Schematic "D:/quartus II/e12/floor.bdf" { { 304 344 624 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576157408822 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "outdoor_request.v(14) " "Verilog HDL Case Statement warning at outdoor_request.v(14): incomplete case statement has no default case item" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "outdoor_request.v(14) " "Verilog HDL Case Statement information at outdoor_request.v(14): all case item expressions in this case statement are onehot" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "request_out_seq outdoor_request.v(8) " "Verilog HDL Always Construct warning at outdoor_request.v(8): inferring latch(es) for variable \"request_out_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[0\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[0\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[1\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[1\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[2\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[2\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[3\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[3\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[4\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[4\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "request_out_seq\[5\] outdoor_request.v(14) " "Inferred latch for \"request_out_seq\[5\]\" at outdoor_request.v(14)" {  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576157408822 "|outdoor_request"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "indoor_request:inst\|request_in_seq\[3\] " "Latch indoor_request:inst\|request_in_seq\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409136 ""}  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "indoor_request:inst\|request_in_seq\[2\] " "Latch indoor_request:inst\|request_in_seq\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409136 ""}  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "indoor_request:inst\|request_in_seq\[1\] " "Latch indoor_request:inst\|request_in_seq\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409136 ""}  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "indoor_request:inst\|request_in_seq\[0\] " "Latch indoor_request:inst\|request_in_seq\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409136 ""}  } { { "indoor_request.v" "" { Text "D:/quartus II/e12/indoor_request.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[5\] " "Latch outdoor_request:inst6\|request_out_seq\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409136 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[4\] " "Latch outdoor_request:inst6\|request_out_seq\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409137 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[3\] " "Latch outdoor_request:inst6\|request_out_seq\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409137 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[2\] " "Latch outdoor_request:inst6\|request_out_seq\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409137 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[1\] " "Latch outdoor_request:inst6\|request_out_seq\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409137 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outdoor_request:inst6\|request_out_seq\[0\] " "Latch outdoor_request:inst6\|request_out_seq\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_floor\[1\] " "Ports D and ENA on the latch are fed by the same signal current_floor\[1\]" {  } { { "floor.bdf" "" { Schematic "D:/quartus II/e12/floor.bdf" { { 216 -184 0 232 "current_floor\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576157409137 ""}  } { { "outdoor_request.v" "" { Text "D:/quartus II/e12/outdoor_request.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576157409137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576157409223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576157409407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576157409407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576157409448 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576157409448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576157409448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576157409448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576157409475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:30:09 2019 " "Processing ended: Thu Dec 12 21:30:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576157409475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576157409475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576157409475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576157409475 ""}
