# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Seq_Multiplier_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Seq_Multiplier.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Seq_Multiplier
# -- Compiling module counter
# -- Compiling module DFF_clrn
# 
# Top level modules:
# 	Seq_Multiplier
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Register_4bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_4bit
# -- Compiling module DFF_en
# 
# Top level modules:
# 	Register_4bit
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/shift_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_reg
# 
# Top level modules:
# 	shift_reg
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/shift_reg_si.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_reg_si
# 
# Top level modules:
# 	shift_reg_si
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Adder_4bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder_4bit
# -- Compiling module full_adder
# 
# Top level modules:
# 	Adder_4bit
# 
# vlog -vlog01compat -work work +incdir+G:/Msc.ECE/COURSE\ WORK/ECE\ 503\ Advanced\ Digital\ Integrated\ Circuits/FPGA\ Labs\ -\ Verilog/Quartus\ Projects/Seq_Multiplier {G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Seq_Multiplier_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Seq_Multiplier_tb
# 
# Top level modules:
# 	Seq_Multiplier_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  Seq_Multiplier_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Seq_Multiplier_tb 
# Loading work.Seq_Multiplier_tb
# Loading work.Seq_Multiplier
# Loading work.DFF_clrn
# Loading work.Register_4bit
# Loading work.DFF_en
# Loading work.Adder_4bit
# Loading work.full_adder
# Loading work.shift_reg
# Loading work.shift_reg_si
# Loading work.counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module Seq_Multiplier_tb at G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Seq_Multiplier_tb.v line 78
# Simulation Breakpoint: Break in Module Seq_Multiplier_tb at G:/Msc.ECE/COURSE WORK/ECE 503 Advanced Digital Integrated Circuits/FPGA Labs - Verilog/Quartus Projects/Seq_Multiplier/Seq_Multiplier_tb.v line 78
# MACRO ./Seq_Multiplier_run_msim_rtl_verilog.do PAUSED at line 21
