Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Mar 18 15:05:53 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file vgademo1_bars_top_control_sets_placed.rpt
| Design       : vgademo1_bars_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           31 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              72 |           25 |
| Yes          | No                    | No                     |              69 |           31 |
| Yes          | No                    | Yes                    |              55 |           21 |
| Yes          | Yes                   | No                     |              70 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------+----------------------------+------------------+----------------+
|  c1/inst/clk_out1 |                                       | v1/HS0                     |                1 |              1 |
|  VSYNC_OBUF_BUFG  |                                       |                            |                2 |              2 |
|  c1/inst/clk_out1 |                                       | v1/ROM_ADDRESS_reg[3]      |                3 |              4 |
|  c1/inst/clk_out1 | S1/L1/FSM_sequential_state[4]_i_1_n_0 | reset_IBUF                 |                2 |              5 |
|  c1/inst/clk_out1 | W1/section                            |                            |                2 |              8 |
|  c1/inst/clk_out1 |                                       | v1/hcounter[10]_i_1_n_0    |                6 |             11 |
|  c1/inst/clk_out1 | S1/L1/punch[3]_i_1_n_0                |                            |                5 |             11 |
|  c1/inst/clk_out1 | v1/eqOp                               | v1/vcounter[10]_i_1_n_0    |                7 |             11 |
|  VSYNC_OBUF_BUFG  | S1/RGB                                |                            |                3 |             12 |
|  c1/inst/clk_out1 | S1/L1/Red_reg[3]                      | S1/L1/SS[0]                |                4 |             12 |
|  S1/L1/invert     |                                       |                            |                5 |             12 |
|  c1/inst/clk_out1 | S1/D1/DB_count[0]_i_2_n_0             | S1/D1/DB_count[0]_i_1_n_0  |                4 |             16 |
|  c1/inst/clk_out1 | S1/x_pos0                             |                            |               11 |             19 |
|  c1/inst/clk_out1 | S1/L1/p_0_in                          |                            |               11 |             23 |
|  c1/inst/clk_out1 |                                       | S1/D1/TM_count[24]_i_1_n_0 |                7 |             25 |
|  VSYNC_OBUF_BUFG  |                                       | S1/RGB                     |                8 |             31 |
|  c1/inst/clk_out1 | S1/L1/rad_sqr_reg[31]                 | S1/L1/rad_sqr_reg[31]_0    |                8 |             31 |
|  c1/inst/clk_out1 |                                       | reset_IBUF                 |                8 |             32 |
|  c1/inst/clk_out1 |                                       |                            |               24 |             47 |
|  c1/inst/clk_out1 | S1/L1/sync_count_reg_rep[8]__0_7[0]   | reset_IBUF                 |               19 |             50 |
+-------------------+---------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 11     |                     3 |
| 12     |                     3 |
| 16+    |                     9 |
+--------+-----------------------+


