============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  09:21:20 am
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (46 ps) Late External Delay Assertion at pin out_index[2]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) out_index[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1650            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1650            0     
                                              
      Output Delay:-     412                  
       Uncertainty:-     125                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=      46                  

Exceptions/Constraints:
  output_delay             412             proj_extender.sdc_line_17_21_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  indices_idx_reg[0]/CK -       -      R     (arrival)             3     0     0       0 
  indices_idx_reg[0]/QN -       CK->QN F     DFFRPQN_X3M_A9TL      2   119   287     287 
  g233/Y                -       A->Y   R     INV_X4M_A9TL          4    70    76     362 
  g281__5122/Y          -       AN->Y  R     NOR2B_X2M_A9TL        3   160   168     530 
  g274__3680/Y          -       B1->Y  F     AOI22_X1M_A9TL        1   132   112     642 
  g268__5107/Y          -       B->Y   F     AND2_X2M_A9TL         2    63   163     805 
  g267__2398/S          -       A->S   R     ADDH_X1M_A9TL         1    78   196    1001 
  g266/Y                -       A->Y   F     INV_X1M_A9TL          1    60    65    1066 
  out_index[2]          <<<     -      F     (port)                -     -     0    1066 
#----------------------------------------------------------------------------------------

