{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:08:10 2019 " "Info: Processing started: Fri Jun 28 14:08:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpuVERILOG -c cpuVERILOG --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpuVERILOG -c cpuVERILOG --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Info: Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratorx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratorx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorX " "Info: Found entity 1: RegistratorX" {  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorY " "Info: Found entity 1: RegistratorY" {  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratorz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratorz.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorZ " "Info: Found entity 1: RegistratorZ" {  } { { "RegistratorZ.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.v(18) " "Warning (10230): Verilog HDL assignment warning at cpu.v(18): truncated value with size 32 to match size of target (4)" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memoria " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memoria\"" {  } { { "cpu.v" "memoria" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(8) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(8): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Opcode memory.v(8) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(8): inferring latch(es) for variable \"Opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in memory.v(8) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(8): inferring latch(es) for variable \"in\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[0\] memory.v(8) " "Info (10041): Inferred latch for \"in\[0\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[1\] memory.v(8) " "Info (10041): Inferred latch for \"in\[1\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[2\] memory.v(8) " "Info (10041): Inferred latch for \"in\[2\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[3\] memory.v(8) " "Info (10041): Inferred latch for \"in\[3\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[0\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[0\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[1\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[1\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[2\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[2\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:controle " "Info: Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:controle\"" {  } { { "cpu.v" "controle" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorX RegistratorX:regx " "Info: Elaborating entity \"RegistratorX\" for hierarchy \"RegistratorX:regx\"" {  } { { "cpu.v" "regx" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorY RegistratorY:regy " "Info: Elaborating entity \"RegistratorY\" for hierarchy \"RegistratorY:regy\"" {  } { { "cpu.v" "regy" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ulaula " "Info: Elaborating entity \"ula\" for hierarchy \"ula:ulaula\"" {  } { { "cpu.v" "ulaula" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ula.v(15) " "Warning (10230): Verilog HDL assignment warning at ula.v(15): truncated value with size 32 to match size of target (4)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outula ula.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ula.v(9): inferring latch(es) for variable \"outula\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status ula.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ula.v(9): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status ula.v(9) " "Info (10041): Inferred latch for \"status\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[0\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[0\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[1\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[1\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[2\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[2\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[3\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[3\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorZ RegistratorZ:regz " "Info: Elaborating entity \"RegistratorZ\" for hierarchy \"RegistratorZ:regz\"" {  } { { "cpu.v" "regz" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[1\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[0\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[3\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[2\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ula:ulaula\|status " "Warning: LATCH primitive \"ula:ulaula\|status\" is permanently disabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Info: Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorZ:regz\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorZ:regz\|Mux0\"" {  } { { "RegistratorZ.v" "Mux0" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorZ:regz\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorZ:regz\|Mux1\"" {  } { { "RegistratorZ.v" "Mux1" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorZ:regz\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorZ:regz\|Mux2\"" {  } { { "RegistratorZ.v" "Mux2" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorZ:regz\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorZ:regz\|Mux3\"" {  } { { "RegistratorZ.v" "Mux3" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorY:regy\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorY:regy\|Mux0\"" {  } { { "RegistratorY.v" "Mux0" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorY:regy\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorY:regy\|Mux1\"" {  } { { "RegistratorY.v" "Mux1" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorY:regy\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorY:regy\|Mux2\"" {  } { { "RegistratorY.v" "Mux2" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorY:regy\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorY:regy\|Mux3\"" {  } { { "RegistratorY.v" "Mux3" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorX:regx\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorX:regx\|Mux0\"" {  } { { "RegistratorX.v" "Mux0" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorX:regx\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorX:regx\|Mux1\"" {  } { { "RegistratorX.v" "Mux1" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorX:regx\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorX:regx\|Mux2\"" {  } { { "RegistratorX.v" "Mux2" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistratorX:regx\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistratorX:regx\|Mux3\"" {  } { { "RegistratorX.v" "Mux3" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux0\"" {  } { { "UnidadeDeControle.v" "Mux0" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux1\"" {  } { { "UnidadeDeControle.v" "Mux1" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux2\"" {  } { { "UnidadeDeControle.v" "Mux2" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux3\"" {  } { { "UnidadeDeControle.v" "Mux3" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux4\"" {  } { { "UnidadeDeControle.v" "Mux4" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "UnidadeDeControle:controle\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"UnidadeDeControle:controle\|Mux5\"" {  } { { "UnidadeDeControle.v" "Mux5" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux0\"" {  } { { "memory.v" "Mux0" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux1\"" {  } { { "memory.v" "Mux1" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux2\"" {  } { { "memory.v" "Mux2" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux3\"" {  } { { "memory.v" "Mux3" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux4\"" {  } { { "memory.v" "Mux4" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux5\"" {  } { { "memory.v" "Mux5" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux6\"" {  } { { "memory.v" "Mux6" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "memory:memoria\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"memory:memoria\|Mux7\"" {  } { { "memory.v" "Mux7" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorZ:regz\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegistratorZ:regz\|lpm_mux:Mux0\"" {  } { { "RegistratorZ.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorZ:regz\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegistratorZ:regz\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorZ.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorY:regy\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegistratorY:regy\|lpm_mux:Mux0\"" {  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorY:regy\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegistratorY:regy\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorY:regy\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"RegistratorY:regy\|lpm_mux:Mux1\"" {  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorY:regy\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"RegistratorY:regy\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorY:regy\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"RegistratorY:regy\|lpm_mux:Mux3\"" {  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorY:regy\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"RegistratorY:regy\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorX:regx\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegistratorX:regx\|lpm_mux:Mux0\"" {  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorX:regx\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegistratorX:regx\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistratorX:regx\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"RegistratorX:regx\|lpm_mux:Mux1\"" {  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistratorX:regx\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"RegistratorX:regx\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeDeControle:controle\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"UnidadeDeControle:controle\|lpm_mux:Mux0\"" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeDeControle:controle\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"UnidadeDeControle:controle\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeDeControle:controle\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"UnidadeDeControle:controle\|lpm_mux:Mux1\"" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeDeControle:controle\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"UnidadeDeControle:controle\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeDeControle:controle\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"UnidadeDeControle:controle\|lpm_mux:Mux2\"" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeDeControle:controle\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"UnidadeDeControle:controle\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeDeControle:controle\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"UnidadeDeControle:controle\|lpm_mux:Mux3\"" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeDeControle:controle\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"UnidadeDeControle:controle\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UnidadeDeControle:controle\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"UnidadeDeControle:controle\|lpm_mux:Mux5\"" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UnidadeDeControle:controle\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"UnidadeDeControle:controle\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux0\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux1\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux2\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux3\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux4\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux5\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux6\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memoria\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"memory:memoria\|lpm_mux:Mux7\"" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memoria\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"memory:memoria\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:08:10 2019 " "Info: Processing ended: Fri Jun 28 14:08:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
