
---------- Begin Simulation Statistics ----------
final_tick                                 8603288125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                                7558044                       # Number of bytes of host memory used
host_op_rate                                      436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15859.57                       # Real time elapsed on the host
host_tick_rate                                 204939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6741154                       # Number of instructions simulated
sim_ops                                       6912947                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003250                       # Number of seconds simulated
sim_ticks                                  3250248750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.713473                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   17153                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                292                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1767                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21880                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2645                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41773                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7186                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          592                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      227982                       # Number of instructions committed
system.cpu.committedOps                        251557                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.375345                       # CPI: cycles per instruction
system.cpu.discardedOps                          5041                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             135547                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56458                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            25011                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          464860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296266                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           769518                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  152562     60.65%     60.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                    648      0.26%     60.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  59986     23.85%     84.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 38361     15.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   251557                       # Class of committed instruction
system.cpu.quiesceCycles                      4430880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          304658                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116269                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           48                       # Transaction distribution
system.membus.trans_dist::CleanEvict               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           127                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        24126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10061182                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159910                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000081                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009016                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159897     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159910                       # Request fanout histogram
system.membus.reqLayer6.occupancy           355562125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5714375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              310515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1075500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4233820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          687762290                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             785750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1093478000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           675049                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          694                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    888200593                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       181166                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       181166    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       181166                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    379413250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4355290037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    806535192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5161825230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2419605576                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2278461918                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4698067494                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6774895614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3084997110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9859892724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          157                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          172                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3091456                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       295362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3386818                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3091456                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3091456                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3091456                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       295362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3386818                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7417472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           48                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41008                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2278461918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3662489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2282124407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         945158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    806535192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            807480351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         945158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3084997110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3662489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3089604757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000504970000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41008                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3727266700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6766176700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32196.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58446.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41008                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    112                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    949.435247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   880.449184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.736537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          226      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          253      2.39%      4.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          119      1.13%      5.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          148      1.40%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      1.72%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          106      1.00%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.63%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.83%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9172     86.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2830.317073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1913.563409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      2.44%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     36.59%     39.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      2.44%     41.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     19.51%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     19.51%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     19.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1000.439024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    928.767270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    157.283987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     26.83%     29.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           29     70.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7409152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7417536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2279.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       807.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2282.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    807.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3250350625                       # Total gap between requests
system.mem_ctrls.avgGap                      20715.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2275941495.247094631195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3623107.308325247373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1457119.243565588724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 806220139.304722428322                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           48                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6758319520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7857180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6537808750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  56790364500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58406.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42017.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 136204348.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1386483.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5217475.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3640996.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           210633075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57004765.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31143180.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     54927223.762500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23161156.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       385727874.412501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        118.676417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1189735000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    175980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1887949125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10144363.095238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2032303.994441                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5627625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11944125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5833877000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2769411125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        79813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        79813                       # number of overall hits
system.cpu.icache.overall_hits::total           79813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          157                       # number of overall misses
system.cpu.icache.overall_misses::total           157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        79970                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79970                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        79970                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79970                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001963                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001963                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001963                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001963                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.719745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.719745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.719745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.719745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6562875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6562875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6562875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41801.751592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41801.751592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41801.751592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41801.751592                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        79813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        79970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.719745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.719745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6562875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41801.751592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41801.751592                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.620726                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16966                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            678.640000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   279.620726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.546134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            160097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           160097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95590                       # number of overall hits
system.cpu.dcache.overall_hits::total           95590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          260                       # number of overall misses
system.cpu.dcache.overall_misses::total           260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19421750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19421750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19421750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19421750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        95850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        95850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        95850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        95850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74699.038462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74699.038462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74699.038462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74699.038462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           48                       # number of writebacks
system.cpu.dcache.writebacks::total                48                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14486250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14486250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14486250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14486250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5936500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5936500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71714.108911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71714.108911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71714.108911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71714.108911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.383742                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.383742                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     79                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8795000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8795000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69251.968504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69251.968504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5936500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5936500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67834.645669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67834.645669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.421245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.421245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10626750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10626750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79900.375940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79900.375940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5871250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5871250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78283.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78283.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           411.919074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                79                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.696203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   411.919074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.804529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            383601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           383601                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8603288125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8603834375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                                7558044                       # Number of bytes of host memory used
host_op_rate                                      436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15859.72                       # Real time elapsed on the host
host_tick_rate                                 204972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6741352                       # Number of instructions simulated
sim_ops                                       6913192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003251                       # Number of seconds simulated
sim_ticks                                  3250795000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.542303                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   17154                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24667                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1778                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21893                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2645                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41854                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7205                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          592                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      228180                       # Number of instructions committed
system.cpu.committedOps                        251802                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.376247                       # CPI: cycles per instruction
system.cpu.discardedOps                          5076                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             135762                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56547                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            25027                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          465376                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296187                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           770392                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  152703     60.64%     60.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                    648      0.26%     60.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60048     23.85%     84.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 38402     15.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   251802                       # Class of committed instruction
system.cpu.quiesceCycles                      4430880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          305016                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116275                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               60                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           130                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        24574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10061822                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159918                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000081                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009016                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159905     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159918                       # Request fanout histogram
system.membus.reqLayer6.occupancy           355580125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5714375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              319593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1075500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4261820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          687762290                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             800750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1093478000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           675049                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          694                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    888200593                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       181166                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       181166    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       181166                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    379413250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4354558193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    806399665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5160957858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2419198996                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2278079055                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4697278050                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6773757189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3084478720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9858235908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          160                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          176                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3149999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       315000                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3464999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3149999                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3149999                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3149999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       315000                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3464999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7417728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2278079055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3740623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2281819678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         984375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    806399665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            807384040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         984375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3084478720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3740623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3089203718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000504970000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41010                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3727266700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6766255450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32195.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58445.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    112                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    949.435247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   880.449184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.736537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          226      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          253      2.39%      4.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          119      1.13%      5.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          148      1.40%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      1.72%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          106      1.00%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.63%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.83%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9172     86.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2830.317073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1913.563409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      2.44%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     36.59%     39.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      2.44%     41.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     19.51%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     19.51%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     19.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1000.439024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    928.767270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    157.283987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     26.83%     29.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           29     70.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7409344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7417728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2279.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       807.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2281.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    807.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3250820000                       # Total gap between requests
system.mem_ctrls.avgGap                      20717.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2275559055.554102897644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3681560.972008385696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1456874.395340216812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 806084665.443376183510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6758319520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7935930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6537808750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  56790364500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58406.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41768.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130756175.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1386483.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5217475.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3640996.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           210640350                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57004765.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31143180.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     54941988.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23161156.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       385749914.550001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        118.663255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1189735000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    175980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1888495375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10144363.095238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2032303.994441                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5627625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11944125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5834423250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2769411125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        79892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        79892                       # number of overall hits
system.cpu.icache.overall_hits::total           79892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          160                       # number of overall misses
system.cpu.icache.overall_misses::total           160                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6940625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6940625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6940625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6940625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        80052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        80052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43378.906250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43378.906250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43378.906250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43378.906250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          160                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6686750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6686750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6686750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6686750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41792.187500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41792.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41792.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41792.187500                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        79892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           160                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6940625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6940625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        80052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43378.906250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43378.906250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6686750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6686750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41792.187500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41792.187500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.621870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2072406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6621.105431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   279.621870                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.546136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            160264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           160264                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95702                       # number of overall hits
system.cpu.dcache.overall_hits::total           95702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          264                       # number of overall misses
system.cpu.dcache.overall_misses::total           264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19809500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19809500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19809500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19809500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        95966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        95966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        95966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        95966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002751                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75035.984848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75035.984848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75035.984848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75035.984848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14785250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14785250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14785250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14785250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5936500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5936500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71773.058252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71773.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71773.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71773.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.383742                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.383742                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     84                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8961250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8961250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68932.692308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68932.692308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8776750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8776750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5936500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5936500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67513.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67513.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.421245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.421245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10848250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10848250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80957.089552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80957.089552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79059.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79059.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           411.926817                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               97408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.719557                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   411.926817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.804545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            384070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           384070                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8603834375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
