# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu -Mdir /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/SimTop.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ram.v /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/vcs/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp"
S   1017385  5253607  1747662808   767470825  1747662808   767470825 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/DandMaxFreq.v"
S     27775  6465684  1750164143   402027039  1750164143   402027039 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/SimTop.v"
S     11959  6302751  1693401055   232044754  1693401055   232044754 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/axi_slave_mem.v"
S      2762  6074870  1743415193   113556781  1743415193   113556781 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/div_gen_0.v"
T      6085  6465550  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.cpp"
T      3079  6465529  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.h"
T      5540  6465605  1750164145   570027056  1750164145   570027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.mk"
T      9173  6465528  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678  6465523  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Dpi.cpp"
T      5912  6465520  1750164145   342027055  1750164145   342027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Dpi.h"
T      1024  6465510  1750164145   342027055  1750164145   342027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Syms.cpp"
T      1236  6465519  1750164145   342027055  1750164145   342027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Syms.h"
T   2158909  6465649  1750164145   486027056  1750164145   486027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Trace__0.cpp"
T   2438037  6465466  1750164145   454027055  1750164145   454027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Trace__0__Slow.cpp"
T   1011660  6465650  1750164145   494027056  1750164145   494027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Trace__1.cpp"
T   1002477  6465640  1750164145   462027055  1750164145   462027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Trace__1__Slow.cpp"
T    140906  6465551  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root.h"
T    571368  6465578  1750164145   382027055  1750164145   382027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0.cpp"
T    877954  6465555  1750164145   362027055  1750164145   362027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0__Slow.cpp"
T   1420172  6465579  1750164145   410027055  1750164145   410027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0.cpp"
T    160119  6465556  1750164145   366027055  1750164145   366027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0__Slow.cpp"
T    555666  6465580  1750164145   418027055  1750164145   418027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__1.cpp"
T       693  6465553  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__Slow.cpp"
T       645  6465552  1750164145   346027055  1750164145   346027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit.h"
T       513  6465602  1750164145   418027055  1750164145   418027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__DepSet_hab1093f9__0__Slow.cpp"
T     45622  6465603  1750164145   418027055  1750164145   418027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__DepSet_hd90c3539__0.cpp"
T       693  6465601  1750164145   418027055  1750164145   418027055 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__Slow.cpp"
T   1156550  6464470  1750164145   566027056  1750164145   566027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__stats.txt"
T      3003  6465606  1750164145   570027056  1750164145   570027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__ver.d"
T         0        0  1750164145   570027056  1750164145   570027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__verFiles.dat"
T      2113  6465604  1750164145   570027056  1750164145   570027056 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop_classes.mk"
S  10477424 16515586  1685351908   456204513  1685351908   456204513 "/usr/local/bin/verilator_bin"
S       864  6464414  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/assert.v"
S     17294  6464415  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/difftest.v"
S      1396  6464416  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/ram.v"
S      1731  6464417  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/ref.v"
