library verilog;
use verilog.vl_types.all;
entity openmips is
    port(
        rst             : in     vl_logic;
        clk             : in     vl_logic;
        rom_data        : in     vl_logic_vector(31 downto 0);
        rom_ce          : out    vl_logic;
        rom_addr        : out    vl_logic_vector(31 downto 0)
    );
end openmips;
