{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574634512586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574634512587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 19:28:32 2019 " "Processing started: Sun Nov 24 19:28:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574634512587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634512587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmisor -c transmisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off transmisor -c transmisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634512587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574634512743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574634512743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pack " "Found design unit 1: my_pack" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_pack-body " "Found design unit 2: my_pack-body" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobcd7seg-func " "Found design unit 1: decobcd7seg-func" {  } { { "../generador/decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524469 ""} { "Info" "ISGN_ENTITY_NAME" "1 decobcd7seg " "Found entity 1: decobcd7seg" {  } { { "../generador/decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-func " "Found design unit 1: sincronizador-func" {  } { { "../generador/sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524470 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "../generador/sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-func " "Found design unit 1: ffd-func" {  } { { "../generador/ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "../generador/ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fdisplay-func " "Found design unit 1: fdisplay-func" {  } { { "../generador/fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524471 ""} { "Info" "ISGN_ENTITY_NAME" "1 fdisplay " "Found entity 1: fdisplay" {  } { { "../generador/fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorx2-func " "Found design unit 1: divisorx2-func" {  } { { "../generador/divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524472 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorx2 " "Found entity 1: divisorx2" {  } { { "../generador/divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selfrecuencias-func " "Found design unit 1: selfrecuencias-func" {  } { { "../generador/selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524472 ""} { "Info" "ISGN_ENTITY_NAME" "1 selfrecuencias " "Found entity 1: selfrecuencias" {  } { { "../generador/selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfrecuencias-func " "Found design unit 1: divfrecuencias-func" {  } { { "../generador/DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524473 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfrecuencias " "Found entity 1: divfrecuencias" {  } { { "../generador/DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincX3-func " "Found design unit 1: sincX3-func" {  } { { "../generador/sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524473 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincX3 " "Found entity 1: sincX3" {  } { { "../generador/sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-func " "Found design unit 1: generador-func" {  } { { "../src/generador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524474 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "../src/generador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-bh " "Found design unit 1: registro-bh" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524474 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_salida-mea " "Found design unit 1: mea_salida-mea" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524475 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_salida " "Found entity 1: mea_salida" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_desplazamiento-func " "Found design unit 1: reg_desplazamiento-func" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524476 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_desplazamiento " "Found entity 1: reg_desplazamiento" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef_registro-bh " "Found design unit 1: mef_registro-bh" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mef_registro " "Found entity 1: mef_registro" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_11-bh " "Found design unit 1: data_11-bh" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524478 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_11 " "Found entity 1: data_11" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trama_y_reg-bh " "Found design unit 1: trama_y_reg-bh" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524479 ""} { "Info" "ISGN_ENTITY_NAME" "1 trama_y_reg " "Found entity 1: trama_y_reg" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entradas-bh " "Found design unit 1: mux_entradas-bh" {  } { { "../src/mux_entradas.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524479 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_entradas " "Found entity 1: mux_entradas" {  } { { "../src/mux_entradas.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-synth " "Found design unit 1: rom-synth" {  } { { "../src/ROM.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524480 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/ROM.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_mem-bh " "Found design unit 1: mea_mem-bh" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524481 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_mem " "Found entity 1: mea_mem" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msj_y_mem-bh " "Found design unit 1: msj_y_mem-bh" {  } { { "../src/msj_y_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524482 ""} { "Info" "ISGN_ENTITY_NAME" "1 msj_y_mem " "Found entity 1: msj_y_mem" {  } { { "../src/msj_y_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmisor-bh " "Found design unit 1: transmisor-bh" {  } { { "../src/transmisor.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524483 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmisor " "Found entity 1: transmisor" {  } { { "../src/transmisor.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtransmisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtransmisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBtransmisor-bh " "Found design unit 1: TBtransmisor-bh" {  } { { "../test_bench/TBtransmisor.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtransmisor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524484 ""} { "Info" "ISGN_ENTITY_NAME" "1 TBtransmisor " "Found entity 1: TBtransmisor" {  } { { "../test_bench/TBtransmisor.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtransmisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmisor " "Elaborating entity \"transmisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574634524548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msj_y_mem msj_y_mem:d1 " "Elaborating entity \"msj_y_mem\" for hierarchy \"msj_y_mem:d1\"" {  } { { "../src/transmisor.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mea_mem msj_y_mem:d1\|mea_mem:d1 " "Elaborating entity \"mea_mem\" for hierarchy \"msj_y_mem:d1\|mea_mem:d1\"" {  } { { "../src/msj_y_mem.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_0 mea_mem.vhd(54) " "VHDL Process Statement warning at mea_mem.vhd(54): signal \"add_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(69) " "VHDL Process Statement warning at mea_mem.vhd(69): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(73) " "VHDL Process Statement warning at mea_mem.vhd(73): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_aux mea_mem.vhd(44) " "VHDL Process Statement warning at mea_mem.vhd(44): inferring latch(es) for signal or variable \"add_aux\", which holds its previous value in one or more paths through the process" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[0\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[0\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[1\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[1\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[2\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[2\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524551 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[3\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[3\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[4\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[4\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[5\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[5\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[6\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[6\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[7\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[7\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 "|transmisor|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom msj_y_mem:d1\|rom:d2 " "Elaborating entity \"rom\" for hierarchy \"msj_y_mem:d1\|rom:d2\"" {  } { { "../src/msj_y_mem.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_entradas msj_y_mem:d1\|mux_entradas:d3 " "Elaborating entity \"mux_entradas\" for hierarchy \"msj_y_mem:d1\|mux_entradas:d3\"" {  } { { "../src/msj_y_mem.vhd" "d3" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trama_y_reg trama_y_reg:d2 " "Elaborating entity \"trama_y_reg\" for hierarchy \"trama_y_reg:d2\"" {  } { { "../src/transmisor.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_11 trama_y_reg:d2\|data_11:d1 " "Elaborating entity \"data_11\" for hierarchy \"trama_y_reg:d2\|data_11:d1\"" {  } { { "../src/trama_y_reg.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_registro trama_y_reg:d2\|mef_registro:d2 " "Elaborating entity \"mef_registro\" for hierarchy \"trama_y_reg:d2\|mef_registro:d2\"" {  } { { "../src/trama_y_reg.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_desplazamiento trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1 " "Elaborating entity \"reg_desplazamiento\" for hierarchy \"trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\"" {  } { { "../src/mef_registro.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul " "Elaborating entity \"registro\" for hierarchy \"trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul\"" {  } { { "../src/reg_desplazamiento.vhd" "\\t:10:t11:bitxul" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mea_salida trama_y_reg:d2\|mef_registro:d2\|mea_salida:d2 " "Elaborating entity \"mea_salida\" for hierarchy \"trama_y_reg:d2\|mef_registro:d2\|mea_salida:d2\"" {  } { { "../src/mef_registro.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524562 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "px_st mea_salida.vhd(38) " "VHDL Process Statement warning at mea_salida.vhd(38): inferring latch(es) for signal or variable \"px_st\", which holds its previous value in one or more paths through the process" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574634524563 "|transmisor|trama_y_reg:d2|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.SND mea_salida.vhd(38) " "Inferred latch for \"px_st.SND\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524563 "|transmisor|trama_y_reg:d2|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.LD mea_salida.vhd(38) " "Inferred latch for \"px_st.LD\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524563 "|transmisor|trama_y_reg:d2|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.ILDE mea_salida.vhd(38) " "Inferred latch for \"px_st.ILDE\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524563 "|transmisor|trama_y_reg:d2|mef_registro:d2|mea_salida:d2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador generador:d3 " "Elaborating entity \"generador\" for hierarchy \"generador:d3\"" {  } { { "../src/transmisor.vhd" "d3" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selfrecuencias generador:d3\|selfrecuencias:seleccionador " "Elaborating entity \"selfrecuencias\" for hierarchy \"generador:d3\|selfrecuencias:seleccionador\"" {  } { { "../src/generador.vhd" "seleccionador" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincX3 generador:d3\|sincX3:entradas " "Elaborating entity \"sincX3\" for hierarchy \"generador:d3\|sincX3:entradas\"" {  } { { "../src/generador.vhd" "entradas" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss " "Elaborating entity \"sincronizador\" for hierarchy \"generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\"" {  } { { "../generador/sincX3.vhd" "\\sinc_xx:1:buss" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|ffd:ffd1 " "Elaborating entity \"ffd\" for hierarchy \"generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|ffd:ffd1\"" {  } { { "../generador/sincronizador.vhd" "ffd1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorx2 generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1 " "Elaborating entity \"divisorx2\" for hierarchy \"generador:d3\|sincX3:entradas\|sincronizador:\\sinc_xx:1:buss\|divisorx2:div1\"" {  } { { "../generador/sincronizador.vhd" "div1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfrecuencias generador:d3\|divfrecuencias:divisor " "Elaborating entity \"divfrecuencias\" for hierarchy \"generador:d3\|divfrecuencias:divisor\"" {  } { { "../src/generador.vhd" "divisor" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524572 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "generador:d3\|selfrecuencias:seleccionador\|Mux0 " "Found clock multiplexer generador:d3\|selfrecuencias:seleccionador\|Mux0" {  } { { "../generador/selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1574634524762 "|transmisor|generador:d3|selfrecuencias:seleccionador|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1574634524762 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "msj_y_mem:d1\|rom:d2\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msj_y_mem:d1\|rom:d2\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE transmisor.transmisor0.rtl.mif " "Parameter INIT_FILE set to transmisor.transmisor0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574634524848 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574634524848 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574634524848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634524913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE transmisor.transmisor0.rtl.mif " "Parameter \"INIT_FILE\" = \"transmisor.transmisor0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574634524913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574634524913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q901 " "Found entity 1: altsyncram_q901" {  } { { "db/altsyncram_q901.tdf" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transmisor/db/altsyncram_q901.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574634524951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634524951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[0\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525123 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[1\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525123 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[2\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525123 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[3\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525123 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[4\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525123 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[5\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525124 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[6\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525124 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_mem:d1\|mea_mem:d1\|add_aux\[7\] " "Latch msj_y_mem:d1\|mea_mem:d1\|add_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574634525124 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574634525124 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574634525125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574634525125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574634525242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574634525637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574634525637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574634525681 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574634525681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574634525681 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574634525681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574634525681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574634525690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 19:28:45 2019 " "Processing ended: Sun Nov 24 19:28:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574634525690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574634525690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574634525690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574634525690 ""}
