// Seed: 1568568126
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input wire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6,
    id_15,
    output tri0 id_7,
    output supply0 id_8,
    output uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13
);
  final if (-1) id_4 = id_15;
  integer id_16;
  wire id_17;
  module_0 modCall_1 ();
  wire id_18;
endmodule
