###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       130329   # Number of WRITE/WRITEP commands
num_reads_done                 =       439607   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       358214   # Number of read row buffer hits
num_read_cmds                  =       439606   # Number of READ/READP commands
num_writes_done                =       130368   # Number of read requests issued
num_write_row_hits             =        90728   # Number of write row buffer hits
num_act_cmds                   =       121341   # Number of ACT commands
num_pre_cmds                   =       121313   # Number of PRE commands
num_ondemand_pres              =        99666   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9407979   # Cyles of rank active rank.0
rank_active_cycles.1           =      9127231   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       592021   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       872769   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       523516   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5768   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2024   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2380   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          913   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          580   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          807   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1523   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1854   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2231   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28462   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          436   # Write cmd latency (cycles)
write_latency[40-59]           =          901   # Write cmd latency (cycles)
write_latency[60-79]           =         2247   # Write cmd latency (cycles)
write_latency[80-99]           =         4233   # Write cmd latency (cycles)
write_latency[100-119]         =         5858   # Write cmd latency (cycles)
write_latency[120-139]         =         8471   # Write cmd latency (cycles)
write_latency[140-159]         =         9235   # Write cmd latency (cycles)
write_latency[160-179]         =         9234   # Write cmd latency (cycles)
write_latency[180-199]         =         9205   # Write cmd latency (cycles)
write_latency[200-]            =        80495   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       219957   # Read request latency (cycles)
read_latency[40-59]            =        66782   # Read request latency (cycles)
read_latency[60-79]            =        59461   # Read request latency (cycles)
read_latency[80-99]            =        17567   # Read request latency (cycles)
read_latency[100-119]          =        12250   # Read request latency (cycles)
read_latency[120-139]          =        10071   # Read request latency (cycles)
read_latency[140-159]          =         6263   # Read request latency (cycles)
read_latency[160-179]          =         4990   # Read request latency (cycles)
read_latency[180-199]          =         3981   # Read request latency (cycles)
read_latency[200-]             =        38284   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.50602e+08   # Write energy
read_energy                    =  1.77249e+09   # Read energy
act_energy                     =  3.31989e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8417e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.18929e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87058e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69539e+09   # Active standby energy rank.1
average_read_latency           =      82.0889   # Average read request latency (cycles)
average_interarrival           =      17.5421   # Average request interarrival latency (cycles)
total_energy                   =  1.57288e+10   # Total energy (pJ)
average_power                  =      1572.88   # Average power (mW)
average_bandwidth              =      4.86379   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       169260   # Number of WRITE/WRITEP commands
num_reads_done                 =       486544   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       385261   # Number of read row buffer hits
num_read_cmds                  =       486542   # Number of READ/READP commands
num_writes_done                =       169338   # Number of read requests issued
num_write_row_hits             =       121594   # Number of write row buffer hits
num_act_cmds                   =       149454   # Number of ACT commands
num_pre_cmds                   =       149424   # Number of PRE commands
num_ondemand_pres              =       126919   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9270712   # Cyles of rank active rank.0
rank_active_cycles.1           =      9223689   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       729288   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       776311   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       611848   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3534   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1983   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2327   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          862   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          579   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          899   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1445   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1899   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2228   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28331   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          490   # Write cmd latency (cycles)
write_latency[40-59]           =          786   # Write cmd latency (cycles)
write_latency[60-79]           =         2069   # Write cmd latency (cycles)
write_latency[80-99]           =         4682   # Write cmd latency (cycles)
write_latency[100-119]         =         6814   # Write cmd latency (cycles)
write_latency[120-139]         =        10430   # Write cmd latency (cycles)
write_latency[140-159]         =        11533   # Write cmd latency (cycles)
write_latency[160-179]         =        11605   # Write cmd latency (cycles)
write_latency[180-199]         =        11674   # Write cmd latency (cycles)
write_latency[200-]            =       109168   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       214819   # Read request latency (cycles)
read_latency[40-59]            =        70548   # Read request latency (cycles)
read_latency[60-79]            =        72902   # Read request latency (cycles)
read_latency[80-99]            =        24150   # Read request latency (cycles)
read_latency[100-119]          =        16935   # Read request latency (cycles)
read_latency[120-139]          =        13648   # Read request latency (cycles)
read_latency[140-159]          =         7856   # Read request latency (cycles)
read_latency[160-179]          =         6291   # Read request latency (cycles)
read_latency[180-199]          =         5195   # Read request latency (cycles)
read_latency[200-]             =        54198   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.44946e+08   # Write energy
read_energy                    =  1.96174e+09   # Read energy
act_energy                     =  4.08906e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.50058e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72629e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78492e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75558e+09   # Active standby energy rank.1
average_read_latency           =      99.3986   # Average read request latency (cycles)
average_interarrival           =      15.2452   # Average request interarrival latency (cycles)
total_energy                   =  1.61834e+10   # Total energy (pJ)
average_power                  =      1618.34   # Average power (mW)
average_bandwidth              =      5.59686   # Average bandwidth
