C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v {1 {vlog -work work -stats=none C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder2

Top level modules:
	full_adder2

} {} {}} C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v {1 {vlog -work work -stats=none C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder2_tb

Top level modules:
	full_adder2_tb

} {} {}}
