--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml seqdet_top.twx seqdet_top.ncd -o seqdet_top.twr
seqdet_top.pcf -ucf Nexys3_master.ucf

Design file:              seqdet_top.ncd
Physical constraint file: seqdet_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLKPORT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CA          |         9.493(R)|      SLOW  |         5.346(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CC          |         9.507(R)|      SLOW  |         5.324(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CD          |         9.870(R)|      SLOW  |         5.583(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CE          |         9.506(R)|      SLOW  |         5.328(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CF          |         9.432(R)|      SLOW  |         5.277(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CG          |        10.143(R)|      SLOW  |         5.771(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<0>       |         8.649(R)|      SLOW  |         4.854(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<3>       |         9.027(R)|      SLOW  |         5.037(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    1.770|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |CA             |    8.565|
sw<0>          |CD             |    8.942|
sw<0>          |CE             |    8.407|
sw<0>          |CF             |    8.333|
sw<0>          |led<0>         |    9.531|
---------------+---------------+---------+


Analysis completed Fri Feb 17 11:05:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



