tapeworm
traps
cache
trap
workload
cache2000
mpeg_play
miss
tlb
slowdowns
kernel
trace
ecc
driven
pixie
os
page
caches
sampling
misses
simulation
decstation
tid
ousterhout
sdet
workloads
indexed
simulator
jpeg_play
tw_register_page
dilation
espresso
activity
tw_replace
tw_remove_page
kenbus
bsd
privileged
spec92
operating
simulations
vm
instruction
simulated
5000
traces
physically
memory
tlbs
kbytes
parity
atum
tw_set_trap
uhlig
handler
trials
simulators
measurement
inherit
hardware
virtually
variation
server
slowdown
counts
tunnel
task
ratios
host
xlisp
chen93b
tw_clear_trap
mogul91
_______
nagle93
primitives
wind
pages
tasks
hits
cleared
monster
allocation
bias
simulate
wisconsin
wwt
clearing
suite
surpassing
trace driven
the tapeworm
trap driven
driven simulation
tapeworm slowdowns
set sampling
simulated cache
traps on
indexed cache
with tapeworm
of tapeworm
physically indexed
miss counts
4 word
user task
time dilation
tapeworm s
vm system
kernel traps
workload components
page allocation
virtually indexed
operating system
multi task
tapeworm miss
tlb simulation
by tapeworm
the os
os kernel
miss ratios
size kbytes
decstation 5000
memory system
the workload
address traces
5000 200
the vm
the page
tapeworm to
memory parity
all activity
cache size
workload s
cache performance
of cache
memory locations
memory location
software managed
indexed caches
and kernel
slowdowns decrease
measurement bias
measurement variation
memory traps
kernel trap
tapeworm is
tapeworm attributes
g g
a workload
variation due
cache simulation
kernel itself
host hardware
traps are
the cache
physical page
line sizes
cache structure
trap to
wisconsin wind
the kernel
direct mapped
k bytes
and os
word line
caches with
page valid
privileged operations
ecc check
that tapeworm
kernel references
the mpeg_play
tapeworm ii
tapeworm design
tapeworm has
a tapeworm
the decstation
tapeworm cache
check bits
cache miss
trap driven simulation
trace driven simulation
the vm system
the simulated cache
physically indexed cache
decstation 5000 200
multi task and
g g g
cache size kbytes
the os kernel
i i i
trap to the
4 word line
wisconsin wind tunnel
of the workload
simulated cache structure
the tapeworm miss
page valid bits
cycles per address
with 4 word
a simulated cache
of the spec92
for software managed
by the vm
tradeoffs for software
to page allocation
virtually indexed cache
task and os
of operating system
variation due to
other sources of
software managed tlbs
memory system performance
the wisconsin wind
tlb performance of
and operating system
yes yes yes
david a wood
design tradeoffs for
operating system design
simulations can be
of trace driven
trace driven simulator
a decstation 5000
memory parity or
a physically indexed
subsequent use of
tlb or cache
slowdown cache size
the tapeworm design
tapeworm slowdowns for
setting traps on
and kernel references
of set sampling
parity or ecc
to the tapeworm
tid p v
tw_set_trap and tw_clear_trap
os kernel itself
size kbytes g
the underlying host
the host hardware
abstraction for memory
caches with 4
a kernel trap
ecc check bits
tapeworm s presence
memory system simulation
the spec92 benchmarks
with tapeworm the
x display server
set and cleared
4 k bytes
different workload components
of measurement bias
the decstation 5000
traps on all
of the tapeworm
of trap driven
line direct mapped
can vary cache
new abstraction for
by kernel traps
tapeworm cache miss
vary cache performance
4 k byte
miss handling time
operating system kernel
a trace driven
sources of variation
