{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709581162221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709581162221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 14:39:22 2024 " "Processing started: Mon Mar 04 14:39:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709581162221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581162221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IPipelined -c RV32IPipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IPipelined -c RV32IPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581162221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709581162647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709581162647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "RV32I.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file branchlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchLogic " "Found entity 1: BranchLogic" {  } { { "BranchLogic.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/BranchLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/ALU2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_if.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_IF " "Found entity 1: RV32I_IF" {  } { { "RV32I_IF.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_EX " "Found entity 1: RV32I_EX" {  } { { "RV32I_EX.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_MEM " "Found entity 1: RV32I_MEM" {  } { { "RV32I_MEM.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_WB " "Found entity 1: RV32I_WB" {  } { { "RV32I_WB.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_id.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_ID " "Found entity 1: RV32I_ID" {  } { { "RV32I_ID.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32ipipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32ipipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32IPipelined " "Found entity 1: RV32IPipelined" {  } { { "RV32IPipelined.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32IPipelined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarder.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarder " "Found entity 1: Forwarder" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpredict.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredict " "Found entity 1: BranchPredict" {  } { { "BranchPredict.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/BranchPredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709581176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32IPipelined " "Elaborating entity \"RV32IPipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709581176537 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk RV32IPipelined.v(3) " "Verilog HDL warning at RV32IPipelined.v(3): assignments to clk create a combinational loop" {  } { { "RV32IPipelined.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32IPipelined.v" 3 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1709581176547 "|RV32IPipelined"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err RV32IPipelined.v(1) " "Output port \"err\" at RV32IPipelined.v(1) has no driver" {  } { { "RV32IPipelined.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32IPipelined.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709581176547 "|RV32IPipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:DUT " "Elaborating entity \"RV32I\" for hierarchy \"RV32I:DUT\"" {  } { { "RV32IPipelined.v" "DUT" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32IPipelined.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_IF RV32I:DUT\|RV32I_IF:InstructionFetch " "Elaborating entity \"RV32I_IF\" for hierarchy \"RV32I:DUT\|RV32I_IF:InstructionFetch\"" {  } { { "RV32I.v" "InstructionFetch" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory RV32I:DUT\|RV32I_IF:InstructionFetch\|InstructionMemory:RV32I_InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"RV32I:DUT\|RV32I_IF:InstructionFetch\|InstructionMemory:RV32I_InstructionMemory\"" {  } { { "RV32I_IF.v" "RV32I_InstructionMemory" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_IF.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176588 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstructionMemory.v(2) " "Net \"rom.data_a\" at InstructionMemory.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/InstructionMemory.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709581176609 "|RV32IPipelined|RV32I:DUT|RV32I_IF:InstructionFetch|InstructionMemory:RV32I_InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstructionMemory.v(2) " "Net \"rom.waddr_a\" at InstructionMemory.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/InstructionMemory.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709581176609 "|RV32IPipelined|RV32I:DUT|RV32I_IF:InstructionFetch|InstructionMemory:RV32I_InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstructionMemory.v(2) " "Net \"rom.we_a\" at InstructionMemory.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/InstructionMemory.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709581176609 "|RV32IPipelined|RV32I:DUT|RV32I_IF:InstructionFetch|InstructionMemory:RV32I_InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 RV32I:DUT\|RV32I_IF:InstructionFetch\|Mux2:PCMUX " "Elaborating entity \"Mux2\" for hierarchy \"RV32I:DUT\|RV32I_IF:InstructionFetch\|Mux2:PCMUX\"" {  } { { "RV32I_IF.v" "PCMUX" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_IF.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_ID RV32I:DUT\|RV32I_ID:InstructionDecode " "Elaborating entity \"RV32I_ID\" for hierarchy \"RV32I:DUT\|RV32I_ID:InstructionDecode\"" {  } { { "RV32I.v" "InstructionDecode" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers RV32I:DUT\|RV32I_ID:InstructionDecode\|Registers:RV32I_Registers " "Elaborating entity \"Registers\" for hierarchy \"RV32I:DUT\|RV32I_ID:InstructionDecode\|Registers:RV32I_Registers\"" {  } { { "RV32I_ID.v" "RV32I_Registers" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_ID.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen RV32I:DUT\|RV32I_ID:InstructionDecode\|ImmGen:RV32I_ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"RV32I:DUT\|RV32I_ID:InstructionDecode\|ImmGen:RV32I_ImmGen\"" {  } { { "RV32I_ID.v" "RV32I_ImmGen" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_ID.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control RV32I:DUT\|RV32I_ID:InstructionDecode\|Control:RV32I_Control " "Elaborating entity \"Control\" for hierarchy \"RV32I:DUT\|RV32I_ID:InstructionDecode\|Control:RV32I_Control\"" {  } { { "RV32I_ID.v" "RV32I_Control" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_ID.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsupported Control.v(43) " "Verilog HDL or VHDL warning at Control.v(43): object \"unsupported\" assigned a value but never read" {  } { { "Control.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Control.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176669 "|RV32IPipelined|RV32I:DUT|RV32I_ID:InstructionDecode|Control:RV32I_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_EX RV32I:DUT\|RV32I_EX:Execute " "Elaborating entity \"RV32I_EX\" for hierarchy \"RV32I:DUT\|RV32I_EX:Execute\"" {  } { { "RV32I.v" "Execute" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 RV32I:DUT\|RV32I_EX:Execute\|Mux4:FWD1 " "Elaborating entity \"Mux4\" for hierarchy \"RV32I:DUT\|RV32I_EX:Execute\|Mux4:FWD1\"" {  } { { "RV32I_EX.v" "FWD1" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_EX.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 RV32I:DUT\|RV32I_EX:Execute\|ALU2:RV32I_ALU " "Elaborating entity \"ALU2\" for hierarchy \"RV32I:DUT\|RV32I_EX:Execute\|ALU2:RV32I_ALU\"" {  } { { "RV32I_EX.v" "RV32I_ALU" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_EX.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_MEM RV32I:DUT\|RV32I_MEM:Memory " "Elaborating entity \"RV32I_MEM\" for hierarchy \"RV32I:DUT\|RV32I_MEM:Memory\"" {  } { { "RV32I.v" "Memory" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory RV32I:DUT\|RV32I_MEM:Memory\|DataMemory:RV32I_DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"RV32I:DUT\|RV32I_MEM:Memory\|DataMemory:RV32I_DataMemory\"" {  } { { "RV32I_MEM.v" "RV32I_DataMemory" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_MEM.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchLogic RV32I:DUT\|RV32I_MEM:Memory\|BranchLogic:RV32I_BranchLogic " "Elaborating entity \"BranchLogic\" for hierarchy \"RV32I:DUT\|RV32I_MEM:Memory\|BranchLogic:RV32I_BranchLogic\"" {  } { { "RV32I_MEM.v" "RV32I_BranchLogic" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I_MEM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176730 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "choice BranchLogic.v(3) " "Verilog HDL Always Construct warning at BranchLogic.v(3): inferring latch(es) for variable \"choice\", which holds its previous value in one or more paths through the always construct" {  } { { "BranchLogic.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/BranchLogic.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709581176730 "|RV32IPipelined|RV32I:DUT|RV32I_MEM:Memory|BranchLogic:RV32I_BranchLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "choice BranchLogic.v(3) " "Inferred latch for \"choice\" at BranchLogic.v(3)" {  } { { "BranchLogic.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/BranchLogic.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581176730 "|RV32IPipelined|RV32I:DUT|RV32I_MEM:Memory|BranchLogic:RV32I_BranchLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_WB RV32I:DUT\|RV32I_WB:Writeback " "Elaborating entity \"RV32I_WB\" for hierarchy \"RV32I:DUT\|RV32I_WB:Writeback\"" {  } { { "RV32I.v" "Writeback" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarder RV32I:DUT\|Forwarder:RV32I_FWD " "Elaborating entity \"Forwarder\" for hierarchy \"RV32I:DUT\|Forwarder:RV32I_FWD\"" {  } { { "RV32I.v" "RV32I_FWD" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32I.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581176741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_EX_RD Forwarder.v(3) " "Verilog HDL or VHDL warning at Forwarder.v(3): object \"ID_EX_RD\" assigned a value but never read" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176751 "|RV32IPipelined|RV32I:DUT|Forwarder:RV32I_FWD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_RS1 Forwarder.v(11) " "Verilog HDL or VHDL warning at Forwarder.v(11): object \"EX_MEM_RS1\" assigned a value but never read" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176751 "|RV32IPipelined|RV32I:DUT|Forwarder:RV32I_FWD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_RS2 Forwarder.v(12) " "Verilog HDL or VHDL warning at Forwarder.v(12): object \"EX_MEM_RS2\" assigned a value but never read" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176751 "|RV32IPipelined|RV32I:DUT|Forwarder:RV32I_FWD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_RS1 Forwarder.v(18) " "Verilog HDL or VHDL warning at Forwarder.v(18): object \"MEM_WB_RS1\" assigned a value but never read" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176751 "|RV32IPipelined|RV32I:DUT|Forwarder:RV32I_FWD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_RS2 Forwarder.v(19) " "Verilog HDL or VHDL warning at Forwarder.v(19): object \"MEM_WB_RS2\" assigned a value but never read" {  } { { "Forwarder.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/Forwarder.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709581176751 "|RV32IPipelined|RV32I:DUT|Forwarder:RV32I_FWD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "err GND " "Pin \"err\" is stuck at GND" {  } { { "RV32IPipelined.v" "" { Text "C:/Users/wyatt/Desktop/RISCV/RV32IPipelined/RV32IPipelined.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709581177202 "|RV32IPipelined|err"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709581177202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709581177490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709581177490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709581177682 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709581177682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709581177682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709581177692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 14:39:37 2024 " "Processing ended: Mon Mar 04 14:39:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709581177692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709581177692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709581177692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709581177692 ""}
