To compile run

    make all

Then execute the program with

    ./yig2verilog < ../example.yig > ../example.v

