static int apds9960_set_it_time(struct apds9960_data *data, int val2)\r\n{\r\nint ret = -EINVAL;\r\nint idx;\r\nfor (idx = 0; idx < ARRAY_SIZE(apds9960_int_time); idx++) {\r\nif (apds9960_int_time[idx][0] == val2) {\r\nmutex_lock(&data->lock);\r\nret = regmap_write(data->regmap, APDS9960_REG_ATIME,\r\napds9960_int_time[idx][1]);\r\nif (!ret)\r\ndata->als_adc_int_us = val2;\r\nmutex_unlock(&data->lock);\r\nbreak;\r\n}\r\n}\r\nreturn ret;\r\n}\r\nstatic int apds9960_set_pxs_gain(struct apds9960_data *data, int val)\r\n{\r\nint ret = -EINVAL;\r\nint idx;\r\nfor (idx = 0; idx < ARRAY_SIZE(apds9960_pxs_gain_map); idx++) {\r\nif (apds9960_pxs_gain_map[idx] == val) {\r\nmutex_lock(&data->lock);\r\nret = regmap_update_bits(data->regmap,\r\nAPDS9960_REG_CONTROL,\r\nAPDS9960_REG_CONTROL_PGAIN_MASK,\r\nidx << APDS9960_REG_CONTROL_PGAIN_MASK_SHIFT);\r\nif (ret) {\r\nmutex_unlock(&data->lock);\r\nbreak;\r\n}\r\nret = regmap_update_bits(data->regmap,\r\nAPDS9960_REG_CONFIG_2,\r\nAPDS9960_REG_CONFIG_2_GGAIN_MASK,\r\nidx << APDS9960_REG_CONFIG_2_GGAIN_MASK_SHIFT);\r\nif (!ret)\r\ndata->pxs_gain = idx;\r\nmutex_unlock(&data->lock);\r\nbreak;\r\n}\r\n}\r\nreturn ret;\r\n}\r\nstatic int apds9960_set_als_gain(struct apds9960_data *data, int val)\r\n{\r\nint ret = -EINVAL;\r\nint idx;\r\nfor (idx = 0; idx < ARRAY_SIZE(apds9960_als_gain_map); idx++) {\r\nif (apds9960_als_gain_map[idx] == val) {\r\nmutex_lock(&data->lock);\r\nret = regmap_update_bits(data->regmap,\r\nAPDS9960_REG_CONTROL,\r\nAPDS9960_REG_CONTROL_AGAIN_MASK, idx);\r\nif (!ret)\r\ndata->als_gain = idx;\r\nmutex_unlock(&data->lock);\r\nbreak;\r\n}\r\n}\r\nreturn ret;\r\n}\r\nstatic int apds9960_set_power_state(struct apds9960_data *data, bool on)\r\n{\r\nstruct device *dev = &data->client->dev;\r\nint ret = 0;\r\nmutex_lock(&data->lock);\r\nif (on) {\r\nint suspended;\r\nsuspended = pm_runtime_suspended(dev);\r\nret = pm_runtime_get_sync(dev);\r\nif (suspended)\r\nusleep_range(data->als_adc_int_us,\r\nAPDS9960_MAX_INT_TIME_IN_US);\r\n} else {\r\npm_runtime_mark_last_busy(dev);\r\nret = pm_runtime_put_autosuspend(dev);\r\n}\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n}\r\nstatic int apds9960_set_power_state(struct apds9960_data *data, bool on)\r\n{\r\nreturn 0;\r\n}\r\nstatic int apds9960_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\n__le16 buf;\r\nint ret = -EINVAL;\r\nif (data->gesture_mode_running)\r\nreturn -EBUSY;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\napds9960_set_power_state(data, true);\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\nret = regmap_read(data->regmap, chan->address, val);\r\nif (!ret)\r\nret = IIO_VAL_INT;\r\nbreak;\r\ncase IIO_INTENSITY:\r\nret = regmap_bulk_read(data->regmap, chan->address,\r\n&buf, 2);\r\nif (!ret)\r\nret = IIO_VAL_INT;\r\n*val = le16_to_cpu(buf);\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\napds9960_set_power_state(data, false);\r\nbreak;\r\ncase IIO_CHAN_INFO_INT_TIME:\r\nmutex_lock(&data->lock);\r\nswitch (chan->type) {\r\ncase IIO_INTENSITY:\r\n*val = 0;\r\n*val2 = data->als_adc_int_us;\r\nret = IIO_VAL_INT_PLUS_MICRO;\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nmutex_unlock(&data->lock);\r\nbreak;\r\ncase IIO_CHAN_INFO_SCALE:\r\nmutex_lock(&data->lock);\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\n*val = apds9960_pxs_gain_map[data->pxs_gain];\r\nret = IIO_VAL_INT;\r\nbreak;\r\ncase IIO_INTENSITY:\r\n*val = apds9960_als_gain_map[data->als_gain];\r\nret = IIO_VAL_INT;\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nmutex_unlock(&data->lock);\r\nbreak;\r\n}\r\nreturn ret;\r\n}\r\nstatic int apds9960_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_INT_TIME:\r\nswitch (chan->type) {\r\ncase IIO_INTENSITY:\r\nif (val != 0)\r\nreturn -EINVAL;\r\nreturn apds9960_set_it_time(data, val2);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_SCALE:\r\nif (val2 != 0)\r\nreturn -EINVAL;\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\nreturn apds9960_set_pxs_gain(data, val);\r\ncase IIO_INTENSITY:\r\nreturn apds9960_set_als_gain(data, val);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ndefault:\r\nreturn -EINVAL;\r\n};\r\nreturn 0;\r\n}\r\nstatic inline int apds9960_get_thres_reg(const struct iio_chan_spec *chan,\r\nenum iio_event_direction dir,\r\nu8 *reg)\r\n{\r\nswitch (dir) {\r\ncase IIO_EV_DIR_RISING:\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\n*reg = APDS9960_REG_PIHT;\r\nbreak;\r\ncase IIO_INTENSITY:\r\n*reg = APDS9960_REG_AIHTL;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nbreak;\r\ncase IIO_EV_DIR_FALLING:\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\n*reg = APDS9960_REG_PILT;\r\nbreak;\r\ncase IIO_INTENSITY:\r\n*reg = APDS9960_REG_AILTL;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int apds9960_read_event(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint *val, int *val2)\r\n{\r\nu8 reg;\r\n__le16 buf;\r\nint ret = 0;\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nif (info != IIO_EV_INFO_VALUE)\r\nreturn -EINVAL;\r\nret = apds9960_get_thres_reg(chan, dir, &reg);\r\nif (ret < 0)\r\nreturn ret;\r\nif (chan->type == IIO_PROXIMITY) {\r\nret = regmap_read(data->regmap, reg, val);\r\nif (ret < 0)\r\nreturn ret;\r\n} else if (chan->type == IIO_INTENSITY) {\r\nret = regmap_bulk_read(data->regmap, reg, &buf, 2);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = le16_to_cpu(buf);\r\n} else\r\nreturn -EINVAL;\r\n*val2 = 0;\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic int apds9960_write_event(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint val, int val2)\r\n{\r\nu8 reg;\r\n__le16 buf;\r\nint ret = 0;\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nif (info != IIO_EV_INFO_VALUE)\r\nreturn -EINVAL;\r\nret = apds9960_get_thres_reg(chan, dir, &reg);\r\nif (ret < 0)\r\nreturn ret;\r\nif (chan->type == IIO_PROXIMITY) {\r\nif (val < 0 || val > APDS9960_MAX_PXS_THRES_VAL)\r\nreturn -EINVAL;\r\nret = regmap_write(data->regmap, reg, val);\r\nif (ret < 0)\r\nreturn ret;\r\n} else if (chan->type == IIO_INTENSITY) {\r\nif (val < 0 || val > APDS9960_MAX_ALS_THRES_VAL)\r\nreturn -EINVAL;\r\nbuf = cpu_to_le16(val);\r\nret = regmap_bulk_write(data->regmap, reg, &buf, 2);\r\nif (ret < 0)\r\nreturn ret;\r\n} else\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int apds9960_read_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\nreturn data->pxs_int;\r\ncase IIO_INTENSITY:\r\nreturn data->als_int;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int apds9960_write_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nint state)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nint ret;\r\nstate = !!state;\r\nswitch (chan->type) {\r\ncase IIO_PROXIMITY:\r\nif (data->pxs_int == state)\r\nreturn -EINVAL;\r\nret = regmap_field_write(data->reg_int_pxs, state);\r\nif (ret)\r\nreturn ret;\r\ndata->pxs_int = state;\r\napds9960_set_power_state(data, state);\r\nbreak;\r\ncase IIO_INTENSITY:\r\nif (data->als_int == state)\r\nreturn -EINVAL;\r\nret = regmap_field_write(data->reg_int_als, state);\r\nif (ret)\r\nreturn ret;\r\ndata->als_int = state;\r\napds9960_set_power_state(data, state);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic inline int apds9660_fifo_is_empty(struct apds9960_data *data)\r\n{\r\nint cnt;\r\nint ret;\r\nret = regmap_read(data->regmap, APDS9960_REG_GFLVL, &cnt);\r\nif (ret)\r\nreturn ret;\r\nreturn cnt;\r\n}\r\nstatic void apds9960_read_gesture_fifo(struct apds9960_data *data)\r\n{\r\nint ret, cnt = 0;\r\nmutex_lock(&data->lock);\r\ndata->gesture_mode_running = 1;\r\nwhile (cnt-- || (cnt = apds9660_fifo_is_empty(data) > 0)) {\r\nret = regmap_bulk_read(data->regmap, APDS9960_REG_GFIFO_BASE,\r\n&data->buffer, 4);\r\nif (ret)\r\ngoto err_read;\r\niio_push_to_buffers(data->indio_dev, data->buffer);\r\n}\r\nerr_read:\r\ndata->gesture_mode_running = 0;\r\nmutex_unlock(&data->lock);\r\n}\r\nstatic irqreturn_t apds9960_interrupt_handler(int irq, void *private)\r\n{\r\nstruct iio_dev *indio_dev = private;\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nint ret, status;\r\nret = regmap_read(data->regmap, APDS9960_REG_STATUS, &status);\r\nif (ret < 0) {\r\ndev_err(&data->client->dev, "irq status reg read failed\n");\r\nreturn IRQ_HANDLED;\r\n}\r\nif ((status & APDS9960_REG_STATUS_ALS_INT) && data->als_int) {\r\niio_push_event(indio_dev,\r\nIIO_UNMOD_EVENT_CODE(IIO_INTENSITY, 0,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_EITHER),\r\niio_get_time_ns());\r\nregmap_write(data->regmap, APDS9960_REG_CICLEAR, 1);\r\n}\r\nif ((status & APDS9960_REG_STATUS_PS_INT) && data->pxs_int) {\r\niio_push_event(indio_dev,\r\nIIO_UNMOD_EVENT_CODE(IIO_PROXIMITY, 0,\r\nIIO_EV_TYPE_THRESH,\r\nIIO_EV_DIR_EITHER),\r\niio_get_time_ns());\r\nregmap_write(data->regmap, APDS9960_REG_PICLEAR, 1);\r\n}\r\nif (status & APDS9960_REG_STATUS_GINT)\r\napds9960_read_gesture_fifo(data);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int apds9960_set_powermode(struct apds9960_data *data, bool state)\r\n{\r\nreturn regmap_update_bits(data->regmap, APDS9960_REG_ENABLE, 1, state);\r\n}\r\nstatic int apds9960_buffer_postenable(struct iio_dev *indio_dev)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nint ret;\r\nret = regmap_field_write(data->reg_int_ges, 1);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_enable_ges, 1);\r\nif (ret)\r\nreturn ret;\r\npm_runtime_get_sync(&data->client->dev);\r\nreturn 0;\r\n}\r\nstatic int apds9960_buffer_predisable(struct iio_dev *indio_dev)\r\n{\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\nint ret;\r\nret = regmap_field_write(data->reg_enable_ges, 0);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_int_ges, 0);\r\nif (ret)\r\nreturn ret;\r\npm_runtime_put_autosuspend(&data->client->dev);\r\nreturn 0;\r\n}\r\nstatic int apds9960_regfield_init(struct apds9960_data *data)\r\n{\r\nstruct device *dev = &data->client->dev;\r\nstruct regmap *regmap = data->regmap;\r\ndata->reg_int_als = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_int_als);\r\nif (IS_ERR(data->reg_int_als)) {\r\ndev_err(dev, "INT ALS reg field init failed\n");\r\nreturn PTR_ERR(data->reg_int_als);\r\n}\r\ndata->reg_int_ges = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_int_ges);\r\nif (IS_ERR(data->reg_int_ges)) {\r\ndev_err(dev, "INT gesture reg field init failed\n");\r\nreturn PTR_ERR(data->reg_int_ges);\r\n}\r\ndata->reg_int_pxs = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_int_pxs);\r\nif (IS_ERR(data->reg_int_pxs)) {\r\ndev_err(dev, "INT pxs reg field init failed\n");\r\nreturn PTR_ERR(data->reg_int_pxs);\r\n}\r\ndata->reg_enable_als = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_enable_als);\r\nif (IS_ERR(data->reg_enable_als)) {\r\ndev_err(dev, "Enable ALS reg field init failed\n");\r\nreturn PTR_ERR(data->reg_enable_als);\r\n}\r\ndata->reg_enable_ges = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_enable_ges);\r\nif (IS_ERR(data->reg_enable_ges)) {\r\ndev_err(dev, "Enable gesture reg field init failed\n");\r\nreturn PTR_ERR(data->reg_enable_ges);\r\n}\r\ndata->reg_enable_pxs = devm_regmap_field_alloc(dev, regmap,\r\napds9960_reg_field_enable_pxs);\r\nif (IS_ERR(data->reg_enable_pxs)) {\r\ndev_err(dev, "Enable PXS reg field init failed\n");\r\nreturn PTR_ERR(data->reg_enable_pxs);\r\n}\r\nreturn 0;\r\n}\r\nstatic int apds9960_chip_init(struct apds9960_data *data)\r\n{\r\nint ret;\r\nret = apds9960_set_it_time(data, 28000);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_int_ges, 0);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_enable_ges, 0);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_int_pxs, 0);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_enable_pxs, 1);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_int_als, 0);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_field_write(data->reg_enable_als, 1);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_write(data->regmap, APDS9960_REG_PERS,\r\nAPDS9960_DEFAULT_PERS);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_update_bits(data->regmap, APDS9960_REG_GCONF_1,\r\nAPDS9960_REG_GCONF_1_GFIFO_THRES_MASK,\r\nBIT(0) << APDS9960_REG_GCONF_1_GFIFO_THRES_MASK_SHIFT);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_write(data->regmap, APDS9960_REG_GPENTH,\r\nAPDS9960_DEFAULT_GPENTH);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_write(data->regmap, APDS9960_REG_GEXTH,\r\nAPDS9960_DEFAULT_GEXTH);\r\nif (ret)\r\nreturn ret;\r\nreturn apds9960_set_powermode(data, 1);\r\n}\r\nstatic int apds9960_probe(struct i2c_client *client,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct apds9960_data *data;\r\nstruct iio_buffer *buffer;\r\nstruct iio_dev *indio_dev;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nbuffer = devm_iio_kfifo_allocate(&client->dev);\r\nif (!buffer)\r\nreturn -ENOMEM;\r\niio_device_attach_buffer(indio_dev, buffer);\r\nindio_dev->info = &apds9960_info;\r\nindio_dev->name = APDS9960_DRV_NAME;\r\nindio_dev->channels = apds9960_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(apds9960_channels);\r\nindio_dev->available_scan_masks = apds9960_scan_masks;\r\nindio_dev->modes = (INDIO_BUFFER_SOFTWARE | INDIO_DIRECT_MODE);\r\nindio_dev->setup_ops = &apds9960_buffer_setup_ops;\r\ndata = iio_priv(indio_dev);\r\ni2c_set_clientdata(client, indio_dev);\r\ndata->regmap = devm_regmap_init_i2c(client, &apds9960_regmap_config);\r\nif (IS_ERR(data->regmap)) {\r\ndev_err(&client->dev, "regmap initialization failed.\n");\r\nreturn PTR_ERR(data->regmap);\r\n}\r\ndata->client = client;\r\ndata->indio_dev = indio_dev;\r\nmutex_init(&data->lock);\r\nret = pm_runtime_set_active(&client->dev);\r\nif (ret)\r\ngoto error_power_down;\r\npm_runtime_enable(&client->dev);\r\npm_runtime_set_autosuspend_delay(&client->dev, 5000);\r\npm_runtime_use_autosuspend(&client->dev);\r\napds9960_set_power_state(data, true);\r\nret = apds9960_regfield_init(data);\r\nif (ret)\r\ngoto error_power_down;\r\nret = apds9960_chip_init(data);\r\nif (ret)\r\ngoto error_power_down;\r\nif (client->irq <= 0) {\r\ndev_err(&client->dev, "no valid irq defined\n");\r\nret = -EINVAL;\r\ngoto error_power_down;\r\n}\r\nret = devm_request_threaded_irq(&client->dev, client->irq,\r\nNULL, apds9960_interrupt_handler,\r\nIRQF_TRIGGER_FALLING | IRQF_ONESHOT,\r\n"apds9960_event",\r\nindio_dev);\r\nif (ret) {\r\ndev_err(&client->dev, "request irq (%d) failed\n", client->irq);\r\ngoto error_power_down;\r\n}\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto error_power_down;\r\napds9960_set_power_state(data, false);\r\nreturn 0;\r\nerror_power_down:\r\napds9960_set_power_state(data, false);\r\nreturn ret;\r\n}\r\nstatic int apds9960_remove(struct i2c_client *client)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(client);\r\nstruct apds9960_data *data = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\npm_runtime_disable(&client->dev);\r\npm_runtime_set_suspended(&client->dev);\r\napds9960_set_powermode(data, 0);\r\nreturn 0;\r\n}\r\nstatic int apds9960_runtime_suspend(struct device *dev)\r\n{\r\nstruct apds9960_data *data =\r\niio_priv(i2c_get_clientdata(to_i2c_client(dev)));\r\nreturn apds9960_set_powermode(data, 0);\r\n}\r\nstatic int apds9960_runtime_resume(struct device *dev)\r\n{\r\nstruct apds9960_data *data =\r\niio_priv(i2c_get_clientdata(to_i2c_client(dev)));\r\nreturn apds9960_set_powermode(data, 1);\r\n}
