<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="0">
  <kernel name="MD_RL" language="ip" vlnv="xilinx.com:kernel:MD_RL:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" interrupt="false" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="S_AXIL"      mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXIS_n2k_pos"  mode="read_only" dataWidth="512" portType="stream"/>
      <port name="M_AXIS_k2n_pos"  mode="write_only" dataWidth="512" portType="stream"/>
      <port name="S_AXIS_n2k_frc"  mode="read_only" dataWidth="512" portType="stream"/>
      <port name="M_AXIS_k2n_frc"  mode="write_only" dataWidth="512" portType="stream"/>
      <port name="S_AXIS_h2k"  mode="read_only" dataWidth="512" portType="stream"/>
      <port name="M_AXIS_k2h"  mode="write_only" dataWidth="512" portType="stream"/>
    </ports>
    <args>
      <!-- Interface Settings Register Map-->
      <arg name="MD_state"                        addressQualifier="0" id="0"  port="S_AXIL" size="0x4" offset="0x10" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="dest_id"                         addressQualifier="0" id="1"  port="S_AXIL" size="0x4" offset="0x14" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="number_packets"                  addressQualifier="0" id="2"  port="S_AXIL" size="0x8" offset="0x18" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="init_id"                         addressQualifier="0" id="3"  port="S_AXIL" size="0x4" offset="0x20" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="init_step"                       addressQualifier="0" id="4"  port="S_AXIL" size="0x4" offset="0x24" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="reset_fsm"                       addressQualifier="0" id="5"  port="S_AXIL" size="0x4" offset="0x28" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="debug_fsms"                      addressQualifier="0" id="6"  port="S_AXIL" size="0x4" offset="0x2C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <!-- Debug port Register Map-->
      <arg name="out_traffic_cycles_pos"          addressQualifier="0" id="7"  port="S_AXIL" size="0x8" offset="0x34" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="out_traffic_bytes_pos"           addressQualifier="0" id="8"  port="S_AXIL" size="0x8" offset="0x3C" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="out_traffic_packets_pos"         addressQualifier="0" id="9"  port="S_AXIL" size="0x8" offset="0x44" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_cycles_pos"           addressQualifier="0" id="10" port="S_AXIL" size="0x8" offset="0x4C" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_bytes_pos"            addressQualifier="0" id="11" port="S_AXIL" size="0x8" offset="0x54" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_packets_pos"          addressQualifier="0" id="12" port="S_AXIL" size="0x8" offset="0x5C" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="summary_cycles"                  addressQualifier="0" id="13" port="S_AXIL" size="0x8" offset="0x64" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="summary_bytes"                   addressQualifier="0" id="14" port="S_AXIL" size="0x8" offset="0x6C" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="summary_packets"                 addressQualifier="0" id="15" port="S_AXIL" size="0x8" offset="0x74" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="debug_reset"                     addressQualifier="0" id="16" port="S_AXIL" size="0x4" offset="0x7C" type="uint" hostOffset="0x00" hostSize="0x4"/>
      <arg name="out_traffic_cycles_frc"          addressQualifier="0" id="17" port="S_AXIL" size="0x8" offset="0x80" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="out_traffic_bytes_frc"           addressQualifier="0" id="18" port="S_AXIL" size="0x8" offset="0x88" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="out_traffic_packets_frc"         addressQualifier="0" id="19" port="S_AXIL" size="0x8" offset="0x90" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_cycles_frc"           addressQualifier="0" id="20" port="S_AXIL" size="0x8" offset="0x98" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_bytes_frc"            addressQualifier="0" id="21" port="S_AXIL" size="0x8" offset="0xA0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="in_traffic_packets_frc"          addressQualifier="0" id="22" port="S_AXIL" size="0x8" offset="0xA8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="fifo_pos_full"                   addressQualifier="0" id="23" port="S_AXIL" size="0x4" offset="0xB0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="fifo_frc_full"                   addressQualifier="0" id="24" port="S_AXIL" size="0x4" offset="0xB4" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles"                   addressQualifier="0" id="25" port="S_AXIL" size="0x4" offset="0xB8" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_dirty"                       addressQualifier="0" id="26" port="S_AXIL" size="0x4" offset="0xBC" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="disp_back_pressure"              addressQualifier="0" id="27" port="S_AXIL" size="0x4" offset="0xC0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="home_buf_almost_full"            addressQualifier="0" id="28" port="S_AXIL" size="0x4" offset="0xC4" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="nb_buf_almost_full"              addressQualifier="0" id="29" port="S_AXIL" size="0x4" offset="0xC8" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_frc_output_ring_buf_empty"   addressQualifier="0" id="30" port="S_AXIL" size="0x4" offset="0xCC" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_frc_output_ring_done"        addressQualifier="0" id="31" port="S_AXIL" size="0x4" offset="0xD0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_home_buf_empty"              addressQualifier="0" id="32" port="S_AXIL" size="0x4" offset="0xD4" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_nb_buf_empty"                addressQualifier="0" id="33" port="S_AXIL" size="0x4" offset="0xD8" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_disp_buf_empty"              addressQualifier="0" id="34" port="S_AXIL" size="0x4" offset="0xDC" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="all_MU_buf_empty"                addressQualifier="0" id="35" port="S_AXIL" size="0x4" offset="0xE0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_spinning"                     addressQualifier="0" id="36" port="S_AXIL" size="0x4" offset="0xE4" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_reading"                      addressQualifier="0" id="37" port="S_AXIL" size="0x4" offset="0xE8" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_writing"                      addressQualifier="0" id="38" port="S_AXIL" size="0x4" offset="0xEC" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_busy"                         addressQualifier="0" id="39" port="S_AXIL" size="0x4" offset="0xF0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_busy_cnt"                     addressQualifier="0" id="40" port="S_AXIL" size="0x4" offset="0xF4" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="pos_state"                       addressQualifier="0" id="41" port="S_AXIL" size="0x4" offset="0xF8" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_started"                      addressQualifier="0" id="42" port="S_AXIL" size="0x4" offset="0xFC" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_frc_once_valid"               addressQualifier="0" id="43" port="S_AXIL" size="0x4" offset="0x100" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_offset_once_valid"            addressQualifier="0" id="44" port="S_AXIL" size="0x4" offset="0x104" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_vel_once_valid"               addressQualifier="0" id="45" port="S_AXIL" size="0x4" offset="0x108" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_once_writing"                 addressQualifier="0" id="46" port="S_AXIL" size="0x4" offset="0x10C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_once_reading"                 addressQualifier="0" id="47" port="S_AXIL" size="0x4" offset="0x110" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="chk_nb_frc"                      addressQualifier="0" id="48" port="S_AXIL" size="0x4" offset="0x114" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="chk_home_frc"                    addressQualifier="0" id="49" port="S_AXIL" size="0x4" offset="0x118" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="chk_MU_vel_out"                  addressQualifier="0" id="50" port="S_AXIL" size="0x4" offset="0x11C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="chk_MU_vel_produced"             addressQualifier="0" id="51" port="S_AXIL" size="0x4" offset="0x120" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="chk_MU_offset_in"                addressQualifier="0" id="52" port="S_AXIL" size="0x4" offset="0x124" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_num_particles"                addressQualifier="0" id="53" port="S_AXIL" size="0x4" offset="0x128" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_rd_cnt"                       addressQualifier="0" id="54" port="S_AXIL" size="0x4" offset="0x12C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="iter_cnt"                        addressQualifier="0" id="55" port="S_AXIL" size="0x4" offset="0x130" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="iter_target"                     addressQualifier="0" id="56" port="S_AXIL" size="0x4" offset="0x134" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="operation_cycle_cnt"             addressQualifier="0" id="57" port="S_AXIL" size="0x4" offset="0x138" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="MU_migration_flag"               addressQualifier="0" id="58" port="S_AXIL" size="0x4" offset="0x13C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_0"                 addressQualifier="0" id="59" port="S_AXIL" size="0x4" offset="0x140" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_1"                 addressQualifier="0" id="60" port="S_AXIL" size="0x4" offset="0x144" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_2"                 addressQualifier="0" id="61" port="S_AXIL" size="0x4" offset="0x148" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_3"                 addressQualifier="0" id="62" port="S_AXIL" size="0x4" offset="0x14C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_4"                 addressQualifier="0" id="63" port="S_AXIL" size="0x4" offset="0x150" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_5"                 addressQualifier="0" id="64" port="S_AXIL" size="0x4" offset="0x154" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_6"                 addressQualifier="0" id="65" port="S_AXIL" size="0x4" offset="0x158" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="num_particles_7"                 addressQualifier="0" id="66" port="S_AXIL" size="0x4" offset="0x15C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <!-- Streaming connections -->
      <arg name="S_AXIS_n2k_pos"     addressQualifier="4" id="67" port="S_AXIS_n2k_pos"     size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
      <arg name="M_AXIS_k2n_pos"     addressQualifier="4" id="68" port="M_AXIS_k2n_pos"     size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
      <arg name="S_AXIS_n2k_frc"     addressQualifier="4" id="69" port="S_AXIS_n2k_frc"     size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
      <arg name="M_AXIS_k2n_frc"     addressQualifier="4" id="70" port="M_AXIS_k2n_frc"     size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
      <arg name="S_AXIS_h2k"         addressQualifier="4" id="71" port="S_AXIS_h2k"         size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
      <arg name="M_AXIS_k2h"         addressQualifier="4" id="72" port="M_AXIS_k2h"         size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,16>>&amp;" />
    </args>
  </kernel>
</root>
