# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do C5G_HDMI_VPG_run_msim_rtl_vhdl.do 
# if ![file isdirectory C5G_HDMI_VPG_iputf_libs] {
# 	file mkdir C5G_HDMI_VPG_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/sys_pll_sim/sys_pll.vo"                     
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/pll_sim/pll.vo"                  
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/pll_reconfig_sim/pll_reconfig.vo"
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll_reconfig
# 
# Top level modules:
# 	pll_reconfig
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source {C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/vga_generator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_generator
# 
# Top level modules:
# 	vga_generator
# 
wave create -pattern none -portmode input -language vlog /vga_generator/clk
# vga_generator
wave create -pattern none -portmode input -language vlog /vga_generator/reset_n
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/h_total
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/h_sync
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/h_start
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/h_end
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_total
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_sync
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_start
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_end
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_active_14
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_active_24
# vga_generator
wave create -pattern none -portmode input -language vlog -range 11 0 /vga_generator/v_active_34
# vga_generator
wave create -pattern none -portmode output -language vlog /vga_generator/vga_hs
# vga_generator
wave create -pattern none -portmode output -language vlog /vga_generator/vga_vs
# vga_generator
wave create -pattern none -portmode output -language vlog /vga_generator/vga_de
# vga_generator
wave create -pattern none -portmode output -language vlog -range 7 0 /vga_generator/vga_r
# vga_generator
wave create -pattern none -portmode output -language vlog -range 7 0 /vga_generator/vga_g
# vga_generator
wave create -pattern none -portmode output -language vlog -range 7 0 /vga_generator/vga_b
# vga_generator
vsim +altera -do C5G_HDMI_VPG_run_msim_rtl_vhdl.do -l msim_transcript -gui work.vga_generator
# vsim +altera -do C5G_HDMI_VPG_run_msim_rtl_vhdl.do -l msim_transcript -gui work.vga_generator 
# Loading work.vga_generator
# do C5G_HDMI_VPG_run_msim_rtl_vhdl.do 
# if ![file isdirectory C5G_HDMI_VPG_iputf_libs] {
# 	file mkdir C5G_HDMI_VPG_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/sys_pll_sim/sys_pll.vo"                     
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/pll_sim/pll.vo"                  
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog "C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/pll_reconfig_sim/pll_reconfig.vo"
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll_reconfig
# 
# Top level modules:
# 	pll_reconfig
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source {C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/vga_generator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_generator
# 
# Top level modules:
# 	vga_generator
# 
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000000ps Edit:/vga_generator/clk
# vga_generator
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 200ps Edit:/vga_generator/reset_n
# vga_generator
wave modify -driver freeze -pattern clock -initialvalue St1 -period 200ps -dutycycle 50 -starttime 0ps -endtime 200ps Edit:/vga_generator/reset_n
# vga_generator
add wave -position insertpoint  \
sim:/vga_generator/h_count
add wave -position insertpoint  \
sim:/vga_generator/h_total
add wave -position insertpoint  \
sim:/vga_generator/hauteur_cell
add wave -position insertpoint  \
sim:/vga_generator/hauteur_grille
add wave -position insertpoint  \
sim:/vga_generator/largeur_cell
add wave -position insertpoint  \
sim:/vga_generator/largeur_grille
add wave -position insertpoint  \
sim:/vga_generator/x_map
add wave -position insertpoint  \
sim:/vga_generator/color_mode_h
run
restart
# Loading work.vga_generator
run
add wave -position insertpoint  \
sim:/vga_generator/h_in_cell
restart
run
add wave -position insertpoint  \
sim:/vga_generator/vga_r
add wave -position insertpoint  \
sim:/vga_generator/vga_g
add wave -position insertpoint  \
sim:/vga_generator/vga_b
restart
run
vlog -reportprogress 300 -work work C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/vga_generator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_generator
# 
# Top level modules:
# 	vga_generator
restart
# Loading work.vga_generator
run
vlog -reportprogress 300 -work work C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/vga_generator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_generator
# 
# Top level modules:
# 	vga_generator
vlog -reportprogress 300 -work work C:/Users/ponthieu_cle/Documents/C5G_HDMI_VPG/vpg_source/vga_generator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_generator
# 
# Top level modules:
# 	vga_generator
restart
# Loading work.vga_generator
run
