// Seed: 2754319518
module module_0 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_5;
  assign id_1 = ~|id_5;
  assign id_5[id_3] = id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd11,
    parameter id_4 = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire _id_2;
  nor primCall (
      id_5,
      id_20,
      id_17,
      id_15,
      id_14,
      id_18,
      id_16,
      id_3,
      id_12,
      id_23,
      id_19,
      id_10,
      id_11,
      id_21,
      id_22,
      id_13,
      id_7
  );
  output wire id_1;
  logic [1  <  id_2 : id_4] id_19;
  localparam id_20 = -1'd0, id_21 = id_2, id_22 = 1, id_23 = -1'h0;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_23,
      id_5
  );
  logic id_24;
  ;
  assign id_1 = id_11;
endmodule
