\contentsline {chapter}{MỤC LỤC}{i}{section*.1}%
\contentsline {chapter}{DANH SÁCH CÁC HÌNH}{iii}{section*.3}%
\contentsline {chapter}{DANH SÁCH CÁC BẢNG}{v}{section*.5}%
\contentsline {chapter}{\numberline {1}INTRODUCTION}{1}{chapter.1}%
\contentsline {chapter}{\numberline {2}Hardware Implementation}{3}{chapter.2}%
\contentsline {section}{\numberline {2.1}Chisel HDL}{3}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}Theoretical Aspects of Chisel}{3}{subsection.2.1.1}%
\contentsline {subsection}{\numberline {2.1.2}Chisel Implementation and Relevance to Project}{5}{subsection.2.1.2}%
\contentsline {section}{\numberline {2.2}Chipyard for SoC Design Framework}{5}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Theoretical Aspects of Chipyard}{5}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}Chipyard Implementation and Relevance to Project}{7}{subsection.2.2.2}%
\contentsline {section}{\numberline {2.3}RISC-V, Rocket Core, and Rocket Chip}{8}{section.2.3}%
\contentsline {subsection}{\numberline {2.3.1}Theoretical Aspects of RISC-V, Rocket Core, and Rocket Chip SoC Generator}{8}{subsection.2.3.1}%
\contentsline {subsubsection}{\numberline {2.3.1.1}RISC-V Instruction Set Architecture (ISA)}{8}{subsubsection.2.3.1.1}%
\contentsline {subsubsection}{\numberline {2.3.1.2}Rocket Core}{9}{subsubsection.2.3.1.2}%
\contentsline {subsubsection}{\numberline {2.3.1.3}Rocket Chip SoC Generator}{10}{subsubsection.2.3.1.3}%
\contentsline {subsection}{\numberline {2.3.2}RISC-V and Rocket Chip Implementation and Relevance to Project}{12}{subsection.2.3.2}%
\contentsline {section}{\numberline {2.4}Gemmini Accelerator as AI Core}{13}{section.2.4}%
\contentsline {subsection}{\numberline {2.4.1}Theoretical Aspects of Gemmini}{13}{subsection.2.4.1}%
\contentsline {subsubsection}{\numberline {2.4.1.1}Need for AI Accelerators}{13}{subsubsection.2.4.1.1}%
\contentsline {subsubsection}{\numberline {2.4.1.2}Systolic Arrays}{14}{subsubsection.2.4.1.2}%
\contentsline {subsubsection}{\numberline {2.4.1.3}What is Gemmini?}{14}{subsubsection.2.4.1.3}%
\contentsline {subsubsection}{\numberline {2.4.1.4}Key Architectural Features of Gemmini}{14}{subsubsection.2.4.1.4}%
\contentsline {subsection}{\numberline {2.4.2}Gemmini Implementation and Relevance to Project}{16}{subsection.2.4.2}%
\contentsline {section}{\numberline {2.5}Linux on RISC-V SoCs}{17}{section.2.5}%
\contentsline {subsection}{\numberline {2.5.1}Theoretical Aspects of Linux on RISC-V}{17}{subsection.2.5.1}%
\contentsline {subsubsection}{\numberline {2.5.1.1}Importance of Operating Systems}{17}{subsubsection.2.5.1.1}%
\contentsline {subsubsection}{\numberline {2.5.1.2}Linux Porting for RISC-V}{17}{subsubsection.2.5.1.2}%
\contentsline {subsubsection}{\numberline {2.5.1.3}Boot Process Components}{18}{subsubsection.2.5.1.3}%
\contentsline {subsection}{\numberline {2.5.2}Linux on RISC-V Implementation and Relevance to Project}{19}{subsection.2.5.2}%
\contentsline {chapter}{\numberline {3}IMPLEMENTATION DETAILS OF ANOMALY DETECTION SYSTEM}{23}{chapter.3}%
\contentsline {section}{\numberline {3.1}Time-Series Anomaly Detection Algorithm}{23}{section.3.1}%
\contentsline {section}{\numberline {3.2}Dataset and Preprocessing}{23}{section.3.2}%
\contentsline {section}{\numberline {3.3}Software Implementation and Training}{23}{section.3.3}%
\contentsline {section}{\numberline {3.4}Deployment on Gemmini-Accelerated SoC}{23}{section.3.4}%
\contentsline {section}{\numberline {3.5}Performance Evaluation and Results}{23}{section.3.5}%
\contentsline {section}{\numberline {3.6}Implementation of the Time-Series Anomaly Detection System}{23}{section.3.6}%
\contentsline {chapter}{TÀI LIỆU THAM KHẢO}{25}{section*.16}%
\contentsline {chapter}{\numberline {A}MÃ NGUỒN CỦA THIẾT KẾ}{27}{appendix.A}%
\contentsline {section}{\numberline {A.1}Mã Verilog Top-Level cho DMANiosV}{27}{section.A.1}%
\contentsline {chapter}{\numberline {B}MỘT SỐ LỖI THƯỜNG GẶP}{29}{appendix.A}%
\contentsline {section}{\numberline {B.1}Lỗi Tạo BSP hoặc Biên dịch Ứng dụng}{29}{section.A.1}%
