==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.984 ; gain = 45.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.984 ; gain = 45.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.688 ; gain = 47.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.941 ; gain = 47.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:28) to (main.cpp:51:3) in function 'backward_lite'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 125.449 ; gain = 68.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 125.449 ; gain = 68.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.268 seconds; current allocated memory: 77.562 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 78.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'backward_lite_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fadd_32ns_32ns_32_5_full_dsp_1' to 'backward_lite_fadg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fmul_32ns_32ns_32_4_max_dsp_1' to 'backward_lite_fmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fdiv_32ns_32ns_32_16_1' to 'backward_lite_fdiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fcmp_32ns_32ns_1_1_1' to 'backward_lite_fcmjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fadg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fcmjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fdiibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fmuhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 80.112 MB.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.348 ; gain = 76.148
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 17.674 seconds; peak allocated memory: 80.112 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.535 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.535 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.445 ; gain = 63.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.281 ; gain = 72.070
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 161.121 ; gain = 103.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 162.266 ; gain = 105.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.281 seconds; current allocated memory: 112.498 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 114.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 118.156 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 179.926 ; gain = 122.715
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 26.346 seconds; peak allocated memory: 118.156 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.188 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.188 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.477 ; gain = 63.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.211 ; gain = 71.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 167.887 ; gain = 110.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 170.391 ; gain = 112.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.035 seconds; current allocated memory: 127.949 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.423 seconds; current allocated memory: 134.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 3.639 seconds; current allocated memory: 147.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 241.496 ; gain = 184.090
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 51.529 seconds; peak allocated memory: 147.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.520 ; gain = 63.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 129.031 ; gain = 71.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 161.203 ; gain = 104.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 162.555 ; gain = 105.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.03 seconds; current allocated memory: 112.516 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 114.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.714 seconds; current allocated memory: 118.174 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 179.957 ; gain = 122.906
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 29.266 seconds; peak allocated memory: 118.174 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.348 ; gain = 63.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.145 ; gain = 72.254
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:50 ; elapsed = 00:05:12 . Memory (MB): peak = 217.781 ; gain = 160.891
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:47 ; elapsed = 00:06:12 . Memory (MB): peak = 251.383 ; gain = 194.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 394.136 seconds; current allocated memory: 218.834 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.945 seconds; current allocated memory: 254.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 29.398 seconds; current allocated memory: 326.380 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:15 ; elapsed = 00:09:20 . Memory (MB): peak = 670.414 ; gain = 613.523
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 560.425 seconds; peak allocated memory: 326.380 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.492 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.492 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.395 ; gain = 62.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 128.988 ; gain = 71.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:47) in function 'backward_lite' completely.
INFO: [XFORM 203-102] Partitioning array 'nn_out_mat.V' (main.cpp:28) automatically.
INFO: [XFORM 203-102] Partitioning array 'batch_y_mat.V' (main.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:55:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:06 ; elapsed = 00:05:30 . Memory (MB): peak = 218.680 ; gain = 161.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:03 ; elapsed = 00:06:27 . Memory (MB): peak = 256.559 ; gain = 199.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 412.048 seconds; current allocated memory: 230.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 48.457 seconds; current allocated memory: 300.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_seq_1' to 'backward_lite_sdifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdifYi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitdEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 52.675 seconds; current allocated memory: 390.816 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdifYi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:30 ; elapsed = 00:10:43 . Memory (MB): peak = 755.188 ; gain = 697.734
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 643.305 seconds; peak allocated memory: 390.816 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.258 ; gain = 45.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.258 ; gain = 45.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 120.387 ; gain = 62.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 129.258 ; gain = 71.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:35 ; elapsed = 00:04:56 . Memory (MB): peak = 217.543 ; gain = 159.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:25 ; elapsed = 00:05:47 . Memory (MB): peak = 251.621 ; gain = 193.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 366.316 seconds; current allocated memory: 218.834 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.965 seconds; current allocated memory: 254.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 29.062 seconds; current allocated memory: 326.380 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:45 ; elapsed = 00:08:42 . Memory (MB): peak = 671.801 ; gain = 613.977
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 522.144 seconds; peak allocated memory: 326.380 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.336 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.336 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.469 ; gain = 63.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.070 ; gain = 71.641
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:30 ; elapsed = 00:04:47 . Memory (MB): peak = 218.074 ; gain = 160.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:22 ; elapsed = 00:05:40 . Memory (MB): peak = 252.543 ; gain = 195.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 360.442 seconds; current allocated memory: 219.276 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.941 seconds; current allocated memory: 255.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.254 seconds; current allocated memory: 327.729 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:50 ; elapsed = 00:08:44 . Memory (MB): peak = 673.938 ; gain = 616.508
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 524.198 seconds; peak allocated memory: 327.729 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.723 ; gain = 63.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.586 ; gain = 72.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:83:1) in function 'backward_lite'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...366 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:04:42 . Memory (MB): peak = 217.379 ; gain = 160.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:17 ; elapsed = 00:05:34 . Memory (MB): peak = 246.711 ; gain = 189.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 354.477 seconds; current allocated memory: 212.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.927 seconds; current allocated memory: 250.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uiteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uiteOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.32 seconds; current allocated memory: 326.725 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:52 ; elapsed = 00:08:44 . Memory (MB): peak = 679.918 ; gain = 622.891
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 524.65 seconds; peak allocated memory: 326.725 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.453 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.453 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.367 ; gain = 63.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.168 ; gain = 71.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:32 ; elapsed = 00:04:49 . Memory (MB): peak = 217.527 ; gain = 160.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:24 ; elapsed = 00:05:42 . Memory (MB): peak = 253.086 ; gain = 195.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 361.63 seconds; current allocated memory: 219.943 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.173 seconds; current allocated memory: 256.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.829 seconds; current allocated memory: 328.827 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:55 ; elapsed = 00:08:49 . Memory (MB): peak = 670.691 ; gain = 613.406
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 529.454 seconds; peak allocated memory: 328.827 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.328 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.328 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.637 ; gain = 63.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.465 ; gain = 72.219
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:05 ; elapsed = 00:05:38 . Memory (MB): peak = 217.305 ; gain = 160.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:03 ; elapsed = 00:06:41 . Memory (MB): peak = 253.016 ; gain = 195.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 424.599 seconds; current allocated memory: 219.277 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.264 seconds; current allocated memory: 255.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 34.081 seconds; current allocated memory: 327.272 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:33 ; elapsed = 00:09:55 . Memory (MB): peak = 675.035 ; gain = 617.789
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 595.58 seconds; peak allocated memory: 327.272 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.500 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.500 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.449 ; gain = 62.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.379 ; gain = 71.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:34:2) to (main.cpp:32:22) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:39:2) to (main.cpp:37:23) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:44:2) to (main.cpp:42:24) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 161.918 ; gain = 104.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 162.488 ; gain = 104.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.651 seconds; current allocated memory: 114.084 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 116.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.662 seconds; current allocated memory: 121.416 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 186.410 ; gain = 128.902
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 27.442 seconds; peak allocated memory: 121.416 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.254 ; gain = 45.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.254 ; gain = 45.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.578 ; gain = 63.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.777 ; gain = 72.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:42:7) in function 'backward_lite'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 175.098 ; gain = 117.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 184.852 ; gain = 127.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.096 seconds; current allocated memory: 143.639 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.244 seconds; current allocated memory: 154.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 7.609 seconds; current allocated memory: 177.311 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:24 . Memory (MB): peak = 310.469 ; gain = 252.938
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 84.413 seconds; peak allocated memory: 177.311 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.289 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.289 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.656 ; gain = 63.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.371 ; gain = 72.418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:68) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:42:7) in function 'backward_lite'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 175.371 ; gain = 118.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 184.898 ; gain = 127.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.63 seconds; current allocated memory: 143.627 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.253 seconds; current allocated memory: 154.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 7.325 seconds; current allocated memory: 177.249 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 311.586 ; gain = 254.633
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 80.313 seconds; peak allocated memory: 177.249 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.531 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.531 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.602 ; gain = 63.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.082 ; gain = 71.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' partially with a factor of 15.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
ERROR: [XFORM 203-123] Cannot stream  'in_stream.data': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.477 ; gain = 62.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 128.930 ; gain = 71.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 166.953 ; gain = 109.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 170.539 ; gain = 112.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.076 seconds; current allocated memory: 128.211 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.707 seconds; current allocated memory: 134.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.162 seconds; current allocated memory: 148.070 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 243.859 ; gain = 186.266
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 48.897 seconds; peak allocated memory: 148.070 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.504 ; gain = 63.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.273 ; gain = 72.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 168.613 ; gain = 111.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 171.961 ; gain = 114.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.373 seconds; current allocated memory: 128.847 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.043 seconds; current allocated memory: 135.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.413 seconds; current allocated memory: 149.399 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 246.520 ; gain = 189.477
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 50.216 seconds; peak allocated memory: 149.399 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.238 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.238 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.949 ; gain = 63.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.129 ; gain = 71.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:83:1) in function 'backward_lite'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...366 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 171.949 ; gain = 114.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 177.730 ; gain = 120.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.203 seconds; current allocated memory: 136.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.367 seconds; current allocated memory: 146.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 6.125 seconds; current allocated memory: 165.600 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 284.328 ; gain = 227.004
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 64.218 seconds; peak allocated memory: 165.600 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.445 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.445 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.684 ; gain = 63.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.379 ; gain = 72.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...101 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.934 ; gain = 113.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 173.391 ; gain = 116.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.5 seconds; current allocated memory: 131.331 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.691 seconds; current allocated memory: 139.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.845 seconds; current allocated memory: 154.905 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 257.063 ; gain = 199.883
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 54.371 seconds; peak allocated memory: 154.905 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.484 ; gain = 46.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.484 ; gain = 46.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.355 ; gain = 63.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 128.945 ; gain = 71.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...216 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.184 ; gain = 113.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 176.488 ; gain = 119.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.682 seconds; current allocated memory: 135.369 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.295 seconds; current allocated memory: 144.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.589 seconds; current allocated memory: 163.073 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 279.422 ; gain = 222.250
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 58.805 seconds; peak allocated memory: 163.073 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.293 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.293 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.547 ; gain = 63.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.117 ; gain = 72.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 15.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...126 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.379 ; gain = 113.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 175.434 ; gain = 118.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.091 seconds; current allocated memory: 133.860 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.265 seconds; current allocated memory: 142.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.526 seconds; current allocated memory: 159.151 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 266.020 ; gain = 209.012
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 56.966 seconds; peak allocated memory: 159.151 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.254 ; gain = 46.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.254 ; gain = 46.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.770 ; gain = 63.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.047 ; gain = 71.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 13.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...151 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.867 ; gain = 113.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 173.836 ; gain = 116.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.923 seconds; current allocated memory: 132.533 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 140.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.331 seconds; current allocated memory: 157.162 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 262.344 ; gain = 205.156
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 55.539 seconds; peak allocated memory: 157.162 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.262 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.262 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.539 ; gain = 63.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.148 ; gain = 72.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 168.750 ; gain = 111.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 171.094 ; gain = 114.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.043 seconds; current allocated memory: 128.843 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.557 seconds; current allocated memory: 135.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.644 seconds; current allocated memory: 149.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 246.762 ; gain = 189.914
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 52.343 seconds; peak allocated memory: 149.395 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.355 ; gain = 46.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.355 ; gain = 46.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 120.395 ; gain = 63.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 129.195 ; gain = 72.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:68) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 168.445 ; gain = 111.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 170.383 ; gain = 113.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.717 seconds; current allocated memory: 128.178 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.607 seconds; current allocated memory: 134.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.199 seconds; current allocated memory: 148.018 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 243.160 ; gain = 186.063
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 62.473 seconds; peak allocated memory: 148.018 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.309 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.309 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.465 ; gain = 63.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 129.277 ; gain = 72.203
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 168.883 ; gain = 111.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 170.547 ; gain = 113.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.169 seconds; current allocated memory: 127.949 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 134.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.115 seconds; current allocated memory: 147.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 241.930 ; gain = 184.855
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 50.356 seconds; peak allocated memory: 147.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.250 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.250 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.520 ; gain = 63.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.383 ; gain = 72.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 161.594 ; gain = 104.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 161.898 ; gain = 104.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.165 seconds; current allocated memory: 112.516 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 114.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 118.174 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 180.488 ; gain = 123.145
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 26.579 seconds; peak allocated memory: 118.174 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 11 12:42:16 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.254 ; gain = 21.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.254 ; gain = 21.133
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'backward_lite' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Nov 11 12:43:12 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.340 ; gain = 18.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.340 ; gain = 18.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.359 ; gain = 37.539
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.305 ; gain = 42.484
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'batch_y_mat.V' in function 'backward_lite' (main.cpp:67:8).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:49:32) to (main.cpp:49:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:43) to (main.cpp:54:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:59:53) to (main.cpp:59:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:86:10) to (main.cpp:89:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:110:9) to (main.cpp:125:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 157.344 ; gain = 72.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 160.219 ; gain = 75.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.025 seconds; current allocated memory: 114.795 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 118.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 126.325 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 199.527 ; gain = 114.707
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 30.623 seconds; peak allocated memory: 126.325 MB.
==============================================================
File generated on Wed Nov 11 12:43:56 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 11 14:35:17 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.227 ; gain = 17.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.227 ; gain = 17.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.992 ; gain = 37.668
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.762 ; gain = 42.438
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'batch_y_mat.V' in function 'backward_lite' (main.cpp:68:8).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:111:9) to (main.cpp:126:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 157.172 ; gain = 71.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 161.090 ; gain = 75.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.371 seconds; current allocated memory: 114.811 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.041 seconds; current allocated memory: 118.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 126.325 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 200.207 ; gain = 114.883
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 31.078 seconds; peak allocated memory: 126.325 MB.
==============================================================
File generated on Wed Nov 11 14:35:57 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 18 08:20:03 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.141 ; gain = 20.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.141 ; gain = 20.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 122.668 ; gain = 40.090
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 127.340 ; gain = 44.762
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'batch_y_mat.V' in function 'backward_lite' (main.cpp:68:8).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 156.797 ; gain = 74.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 160.668 ; gain = 78.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_x_mat_V_load_2', main.cpp:95) on array 'batch_x_mat.V', main.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_x_mat_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.537 seconds; current allocated memory: 114.857 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 118.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.622 seconds; current allocated memory: 126.542 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 200.699 ; gain = 118.121
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 32.288 seconds; peak allocated memory: 126.542 MB.
==============================================================
File generated on Wed Nov 18 08:21:29 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 18 08:24:18 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.285 ; gain = 18.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.285 ; gain = 18.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.652 ; gain = 37.371
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.223 ; gain = 41.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 162.516 ; gain = 77.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 179.637 ; gain = 94.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_x_mat_V_load_2', main.cpp:95) on array 'batch_x_mat.V', main.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_x_mat_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.085 seconds; current allocated memory: 145.547 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.061 seconds; current allocated memory: 222.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 16.579 seconds; current allocated memory: 270.231 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:25 . Memory (MB): peak = 406.633 ; gain = 321.352
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 85.543 seconds; peak allocated memory: 270.231 MB.
==============================================================
File generated on Wed Nov 18 08:36:24 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 18 08:37:15 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.086 ; gain = 18.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.086 ; gain = 18.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.016 ; gain = 38.277
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.219 ; gain = 42.480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (main.cpp:90) in function 'backward_lite' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:127:1) in function 'backward_lite'... converting 145 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:18)...854 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 169.051 ; gain = 84.313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 199.816 ; gain = 115.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.353 seconds; current allocated memory: 169.331 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 27.396 seconds; current allocated memory: 263.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'backward_lite' is 5328 from HDL expression: (1'b1 == ap_CS_fsm_state3502)
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 20.492 seconds; current allocated memory: 324.361 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:02:04 . Memory (MB): peak = 502.383 ; gain = 417.645
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 124.019 seconds; peak allocated memory: 324.361 MB.
==============================================================
File generated on Wed Nov 18 08:40:24 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.258 ; gain = 18.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.258 ; gain = 18.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.711 ; gain = 37.754
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.906 ; gain = 42.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 162.148 ; gain = 77.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 179.699 ; gain = 94.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_x_mat_V_load_2', main.cpp:95) on array 'batch_x_mat.V', main.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_x_mat_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.395 seconds; current allocated memory: 145.562 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.33 seconds; current allocated memory: 222.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 16.005 seconds; current allocated memory: 270.247 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 406.039 ; gain = 321.082
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 82.514 seconds; peak allocated memory: 270.247 MB.
==============================================================
File generated on Wed Nov 18 08:42:39 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.348 ; gain = 18.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.348 ; gain = 18.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.137 ; gain = 37.254
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.605 ; gain = 42.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:90) in function 'backward_lite' partially with a factor of 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:18)...56 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 164.539 ; gain = 79.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 181.125 ; gain = 96.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.199 seconds; current allocated memory: 147.775 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.34 seconds; current allocated memory: 226.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 18.735 seconds; current allocated memory: 275.848 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:29 . Memory (MB): peak = 415.750 ; gain = 330.867
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 89.624 seconds; peak allocated memory: 275.848 MB.
==============================================================
File generated on Wed Nov 18 08:47:03 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 18.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 18.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.844 ; gain = 38.008
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.367 ; gain = 42.531
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:90) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 161.680 ; gain = 76.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 179.293 ; gain = 94.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.853 seconds; current allocated memory: 146.090 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.619 seconds; current allocated memory: 223.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_33ns_48_52_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 17.777 seconds; current allocated memory: 271.685 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 408.695 ; gain = 323.859
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 85.508 seconds; peak allocated memory: 271.685 MB.
==============================================================
File generated on Wed Nov 18 08:48:49 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Nov 18 20:35:41 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 18.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 18.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 123.086 ; gain = 38.250
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 128.348 ; gain = 43.512
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:90) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 163.598 ; gain = 78.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 180.410 ; gain = 95.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.575 seconds; current allocated memory: 148.060 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.858 seconds; current allocated memory: 245.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_56ns_33ns_56_60_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 21.89 seconds; current allocated memory: 299.409 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:36 . Memory (MB): peak = 443.512 ; gain = 358.676
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 95.751 seconds; peak allocated memory: 299.409 MB.
==============================================================
File generated on Wed Nov 18 20:38:57 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sat Nov 21 05:04:21 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.426 ; gain = 21.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.426 ; gain = 21.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 122.844 ; gain = 40.492
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:87: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 128.469 ; gain = 46.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:90) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:87:10) to (main.cpp:90:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:112:9) to (main.cpp:127:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 164.039 ; gain = 81.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 180.992 ; gain = 98.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.087 seconds; current allocated memory: 148.053 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.583 seconds; current allocated memory: 245.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_56ns_33ns_56_60_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 21.846 seconds; current allocated memory: 299.402 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:39 . Memory (MB): peak = 443.105 ; gain = 360.754
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 98.74 seconds; peak allocated memory: 299.402 MB.
==============================================================
File generated on Sat Nov 21 05:06:55 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Nov 24 01:59:32 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:81:41: error: use of overloaded operator '*' is ambiguous (with operand types 'typename RType<32, 8, true>::minus' (aka 'ap_fixed<33, 9>') and 'double')
 dif = (batch_y_mat[i] - nn_out_mat[i]) * (double)(1.0 / 32);
       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated on Tue Nov 24 02:03:29 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:81:41: error: use of overloaded operator '*' is ambiguous (with operand types 'typename RType<32, 8, true>::minus' (aka 'ap_fixed<33, 9>') and 'double')
 dif = (batch_y_mat[i] - nn_out_mat[i]) * (double)(1.0 / 32);
       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated on Tue Nov 24 02:04:45 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:82:31: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'stream_fixed_type' (aka 'ap_fixed<32, 8>'))
     dif = (double)(1.0 / 32) * dif;
           ~~~~~~~~~~~~~~~~~~ ^ ~~~
...
==============================================================
File generated on Tue Nov 24 02:05:21 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:82:31: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'stream_fixed_type' (aka 'ap_fixed<32, 8>'))
     dif = (double)(1.0 / 32) * dif;
           ~~~~~~~~~~~~~~~~~~ ^ ~~~
...
==============================================================
File generated on Tue Nov 24 02:06:09 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.422 ; gain = 18.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.422 ; gain = 18.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 122.965 ; gain = 37.680
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:100: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 127.684 ; gain = 42.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:65) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:103) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:32) to (main.cpp:50:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:43) to (main.cpp:55:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:53) to (main.cpp:60:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:100:10) to (main.cpp:103:7) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:125:9) to (main.cpp:140:1) in function 'backward_lite'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 162.160 ; gain = 76.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 181.246 ; gain = 95.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.343 seconds; current allocated memory: 147.467 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.433 seconds; current allocated memory: 217.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias1', 'w1_1', 'w1_2', 'w1_3', 'w1_4', 'w1_5', 'w1_6', 'w1_7', 'bias2', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6' and 'w2_7' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 16.32 seconds; current allocated memory: 264.422 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 408.055 ; gain = 322.770
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 87.495 seconds; peak allocated memory: 264.422 MB.
==============================================================
File generated on Tue Nov 24 02:07:47 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Nov 24 15:05:29 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:106:44: error: use of overloaded operator '+' is ambiguous (with operand types 'float' and 'stream_fixed_type' (aka 'ap_fixed<32, 16>'))
   out_stream[j].data = out_stream[j].data + (stream_fixed_type)(smooth_grad[i] * batch_x_mat[i + j * 32]);
                        ~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated on Tue Nov 24 15:19:12 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.016 ; gain = 17.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.016 ; gain = 17.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.215 ; gain = 31.633
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.641 ; gain = 38.059
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:70) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:112) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:32) to (main.cpp:55:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:43) to (main.cpp:60:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:53) to (main.cpp:65:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:146:24) to (main.cpp:145:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 158.711 ; gain = 73.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 174.066 ; gain = 88.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.472 seconds; current allocated memory: 139.636 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.554 seconds; current allocated memory: 205.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdiibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdiibs': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 12.307 seconds; current allocated memory: 248.167 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdiibs_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 371.926 ; gain = 286.344
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 67.51 seconds; peak allocated memory: 248.167 MB.
==============================================================
File generated on Tue Nov 24 15:21:39 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.320 ; gain = 18.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.320 ; gain = 18.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.160 ; gain = 32.301
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.656 ; gain = 38.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:70) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:112) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:32) to (main.cpp:55:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:43) to (main.cpp:60:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:53) to (main.cpp:65:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:146:24) to (main.cpp:145:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 160.078 ; gain = 75.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 174.625 ; gain = 89.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.893 seconds; current allocated memory: 139.636 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.981 seconds; current allocated memory: 205.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdiibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdiibs': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 12.816 seconds; current allocated memory: 248.167 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdiibs_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 373.023 ; gain = 288.164
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 69.384 seconds; peak allocated memory: 248.167 MB.
==============================================================
File generated on Tue Nov 24 15:23:02 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Dec 01 17:53:02 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.125 ; gain = 17.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.125 ; gain = 17.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 116.789 ; gain = 31.066
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.969 ; gain = 37.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (main.cpp:70) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:112) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:32) to (main.cpp:55:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:43) to (main.cpp:60:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:53) to (main.cpp:65:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:146:24) to (main.cpp:145:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 158.723 ; gain = 73.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 173.863 ; gain = 88.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.107 seconds; current allocated memory: 139.440 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.373 seconds; current allocated memory: 205.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdiibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdiibs': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 12.301 seconds; current allocated memory: 247.967 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdiibs_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 372.305 ; gain = 286.582
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 67.877 seconds; peak allocated memory: 247.967 MB.
==============================================================
File generated on Tue Dec 01 18:15:55 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 01:56:28 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.223 ; gain = 21.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.223 ; gain = 21.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 116.738 ; gain = 34.820
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:158: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.023 ; gain = 41.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:78) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:124) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:32) to (main.cpp:58:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:63:43) to (main.cpp:63:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:68:49) to (main.cpp:68:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:73:53) to (main.cpp:73:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:158:24) to (main.cpp:157:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 161.234 ; gain = 79.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 190.406 ; gain = 108.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.748 seconds; current allocated memory: 158.147 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.707 seconds; current allocated memory: 237.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 15.372 seconds; current allocated memory: 282.964 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 418.152 ; gain = 336.234
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 82.477 seconds; peak allocated memory: 282.964 MB.
==============================================================
File generated on Wed Dec 02 01:58:02 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 13:44:36 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.441 ; gain = 18.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.441 ; gain = 18.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.836 ; gain = 31.762
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:158: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.402 ; gain = 38.328
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:78) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:124) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:32) to (main.cpp:58:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:63:43) to (main.cpp:63:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:68:49) to (main.cpp:68:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:73:53) to (main.cpp:73:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:158:24) to (main.cpp:157:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 161.758 ; gain = 76.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 190.797 ; gain = 105.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.13 seconds; current allocated memory: 158.150 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.672 seconds; current allocated memory: 237.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 15.271 seconds; current allocated memory: 282.970 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 419.004 ; gain = 333.930
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 80.7 seconds; peak allocated memory: 282.970 MB.
==============================================================
File generated on Wed Dec 02 13:46:16 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 15:43:49 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.102 ; gain = 18.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.102 ; gain = 18.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.387 ; gain = 31.398
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:161: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.211 ; gain = 38.223
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:81) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:127) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:61:32) to (main.cpp:61:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:43) to (main.cpp:66:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:71:49) to (main.cpp:71:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:53) to (main.cpp:76:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:161:24) to (main.cpp:160:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 161.699 ; gain = 76.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 191.137 ; gain = 106.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.149 seconds; current allocated memory: 158.154 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.633 seconds; current allocated memory: 237.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 15.252 seconds; current allocated memory: 282.974 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 418.465 ; gain = 333.477
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 80.666 seconds; peak allocated memory: 282.974 MB.
==============================================================
File generated on Wed Dec 02 15:45:24 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 17:48:39 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.262 ; gain = 18.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.262 ; gain = 18.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.238 ; gain = 32.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:160: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.328 ; gain = 39.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:80) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:126) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:60:32) to (main.cpp:60:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:43) to (main.cpp:65:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:70:49) to (main.cpp:70:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:75:53) to (main.cpp:75:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:160:24) to (main.cpp:159:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:164:24) to (main.cpp:163:53) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 163.516 ; gain = 78.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 191.762 ; gain = 106.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.993 seconds; current allocated memory: 158.780 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.007 seconds; current allocated memory: 238.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 15.433 seconds; current allocated memory: 284.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:22 . Memory (MB): peak = 422.770 ; gain = 337.680
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 82.314 seconds; peak allocated memory: 284.588 MB.
==============================================================
File generated on Wed Dec 02 17:50:10 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 20:40:01 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.473 ; gain = 18.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.473 ; gain = 18.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.090 ; gain = 32.008
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.902 ; gain = 38.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:83) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:131) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:136) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:63:32) to (main.cpp:63:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:68:43) to (main.cpp:68:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:73:49) to (main.cpp:73:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:53) to (main.cpp:78:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:170:24) to (main.cpp:169:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:174:24) to (main.cpp:173:53) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 162.359 ; gain = 77.277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 191.934 ; gain = 106.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.172 seconds; current allocated memory: 158.970 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.093 seconds; current allocated memory: 238.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 16.113 seconds; current allocated memory: 284.902 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 422.680 ; gain = 337.598
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 83.434 seconds; peak allocated memory: 284.902 MB.
==============================================================
File generated on Wed Dec 02 20:41:53 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 21:26:45 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.059 ; gain = 18.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.059 ; gain = 18.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.957 ; gain = 32.172
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:107: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.711 ; gain = 38.926
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (main.cpp:63) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:85) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:90) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:43) to (main.cpp:48:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:49) to (main.cpp:53:43) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:53) to (main.cpp:58:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:107:24) to (main.cpp:106:32) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 162.555 ; gain = 77.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 190.926 ; gain = 106.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.073 seconds; current allocated memory: 158.375 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.585 seconds; current allocated memory: 237.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdijbC': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 15.261 seconds; current allocated memory: 283.381 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdijbC_div'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 420.105 ; gain = 335.320
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 80.334 seconds; peak allocated memory: 283.381 MB.
==============================================================
File generated on Wed Dec 02 22:25:41 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Dec 02 22:56:11 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 03 19:21:53 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:68:34: error: no viable overloaded '='
 batch_x_mat[i-32 * (2 * 2 + 7)] = in_stream[i];
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:192:51: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:203:51: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:198:46: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:209:46: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
In file included from main.cpp:1:
main.cpp:73:38: error: no viable overloaded '='
 batch_w_mat[i-32 * (2 * 2 + 7 + 7)] = in_stream[i];
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:192:51: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:203:51: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:198:46: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:209:46: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
2 errors generated.
==============================================================
File generated on Thu Dec 03 19:23:47 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:68:34: error: no viable overloaded '='
 batch_x_mat[i-32 * (2 * 2 + 7)] = in_stream[i];
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:192:51: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:203:51: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:198:46: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:209:46: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
In file included from main.cpp:1:
main.cpp:73:38: error: no viable overloaded '='
 batch_w_mat[i-32 * (2 * 2 + 7 + 7)] = in_stream[i];
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:192:51: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:203:51: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) ap_fixed& operator=(
                                                  ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:198:46: note: candidate function not viable: no known conversion from 'datatype' to 'const ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed.h:209:46: note: candidate function not viable: no known conversion from 'datatype' to 'const volatile ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(
                                             ^
2 errors generated.
==============================================================
File generated on Thu Dec 03 19:24:30 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.191 ; gain = 18.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.191 ; gain = 18.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 118.961 ; gain = 33.996
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:133: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 126.188 ; gain = 41.223
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (main.cpp:76) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:98) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:103) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:32) to (main.cpp:51:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:56:43) to (main.cpp:56:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:61:53) to (main.cpp:61:47) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:64) to (main.cpp:66:58) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:71:78) to (main.cpp:71:72) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:133:24) to (main.cpp:132:48) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 164.234 ; gain = 79.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 179.008 ; gain = 94.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.546 seconds; current allocated memory: 144.599 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.086 seconds; current allocated memory: 212.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mullbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdikbM': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 13.838 seconds; current allocated memory: 256.499 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdikbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mullbW_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 386.695 ; gain = 301.730
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 73.684 seconds; peak allocated memory: 256.499 MB.
==============================================================
File generated on Thu Dec 03 19:26:19 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 03 23:20:17 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 18.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 18.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.672 ; gain = 37.625
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:145: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 131.609 ; gain = 46.563
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (main.cpp:83) in function 'backward_lite' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:105) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (main.cpp:111) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:32) to (main.cpp:53:26) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:43) to (main.cpp:58:37) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:63:56) to (main.cpp:63:50) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:68:64) to (main.cpp:68:58) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:73:72) to (main.cpp:73:66) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:86) to (main.cpp:78:80) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:145:24) to (main.cpp:144:48) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 171.645 ; gain = 86.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 186.762 ; gain = 101.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.237 seconds; current allocated memory: 151.249 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 15 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.524 seconds; current allocated memory: 219.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 14.33 seconds; current allocated memory: 264.251 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bateOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 395.957 ; gain = 310.910
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 73.775 seconds; peak allocated memory: 264.251 MB.
==============================================================
File generated on Fri Dec 04 00:16:35 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Dec 04 17:23:18 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:28:47: error: expected ']'
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                              ^
main.cpp:28:38: note: to match this '['
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                     ^
main.cpp:28:47: error: expected ')'
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                              ^
main.cpp:28:19: note: to match this '('
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                  ^
main.cpp:28:51: error: expected unqualified-id
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                  ^
main.cpp:28:72: error: expected external declaration
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                       ^
main.cpp:28:74: error: expected unqualified-id
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                         ^
main.cpp:28:95: error: expected external declaration
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                              ^
main.cpp:28:97: error: expected unqualified-id
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                                ^
main.cpp:28:107: error: expected external declaration
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                                          ^
main.cpp:28:110: error: expected unqualified-id
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                                             ^
main.cpp:28:110: error: expected ')'
main.cpp:28:109: note: to match this '('
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                                            ^
main.cpp:28:134: error: expected unqualified-id
void backward_lite(datatype in_stream[32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);],
                                                                                                                                     ^
11 errors generated.
==============================================================
File generated on Fri Dec 04 17:24:24 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:37:26: error: indirection requires pointer operand ('int' invalid)
    int LIM2 = 32 * (2); * 2;
                         ^ ~
main.cpp:38:26: error: indirection requires pointer operand ('int' invalid)
    int LIM3 = 32 * (2); * 2 + 32 * (7 * = 2;);;
                         ^ ~
main.cpp:38:42: error: expected expression
    int LIM3 = 32 * (2); * 2 + 32 * (7 * = 2;);;
                                         ^
main.cpp:38:46: error: expected expression
    int LIM3 = 32 * (2); * 2 + 32 * (7 * = 2;);;
                                             ^
main.cpp:39:26: error: indirection requires pointer operand ('int' invalid)
    int LIM4 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1));;
                         ^ ~
main.cpp:39:42: error: expected expression
    int LIM4 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1));;
                                         ^
main.cpp:39:46: error: expected expression
    int LIM4 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1));;
                                             ^
main.cpp:39:62: error: expected expression
    int LIM4 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1));;
                                                             ^
main.cpp:39:68: error: expected ';' after expression
    int LIM4 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1));;
                                                                   ^
                                                                   ;
main.cpp:39:68: error: expected expression
main.cpp:40:26: error: indirection requires pointer operand ('int' invalid)
    int LIM5 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7);;
                         ^ ~
main.cpp:40:42: error: expected expression
    int LIM5 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7);;
                                         ^
main.cpp:40:46: error: expected expression
    int LIM5 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7);;
                                             ^
main.cpp:40:62: error: expected expression
    int LIM5 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7);;
                                                             ^
main.cpp:40:68: error: expected ';' after expression
    int LIM5 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7);;
                                                                   ^
                                                                   ;
main.cpp:40:68: error: expected expression
main.cpp:41:26: error: indirection requires pointer operand ('int' invalid)
    int LIM6 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);;
                         ^ ~
main.cpp:41:42: error: expected expression
    int LIM6 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);;
                                         ^
main.cpp:41:46: error: expected expression
    int LIM6 = 32 * (2); * 2 + 32 * (7 * = 2;); + 32 * (7 * (= 1;+1)); + 32 * (7); + (2 * 7) + (7 * 7 * = 1;);;
                                             ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated on Fri Dec 04 17:40:22 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
main.cpp:178:2: error: expected unqualified-id
 for(i = 0; i < (2) * (16 + 1) + (16) * (16 + 1) * 1 + (16) * (7 + 1); i++){
 ^
main.cpp:183:1: error: extraneous closing brace ('}')
}
^
2 errors generated.
==============================================================
File generated on Fri Dec 04 17:42:18 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.172 ; gain = 17.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.172 ; gain = 17.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.820 ; gain = 40.605
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:178: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 135.984 ; gain = 50.770
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:178:24) to (main.cpp:177:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 171.574 ; gain = 86.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.242 ; gain = 88.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 125.644 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 128.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 135.222 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 204.465 ; gain = 119.250
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 28.471 seconds; peak allocated memory: 135.222 MB.
==============================================================
File generated on Fri Dec 04 17:42:56 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Dec 04 17:43:32 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Dec 04 19:58:02 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.273 ; gain = 21.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.273 ; gain = 21.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 126.051 ; gain = 44.000
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 135.754 ; gain = 53.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (main.cpp:181) in function 'backward_lite' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-1-1' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:183:23) to (main.cpp:181:76) in function 'backward_lite'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 176.512 ; gain = 94.461
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'backward_lite' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 194.227 ; gain = 112.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.408 seconds; current allocated memory: 150.647 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 37 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.004 seconds; current allocated memory: 161.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulrcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.529 seconds; current allocated memory: 179.513 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 282.148 ; gain = 200.098
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 51.035 seconds; peak allocated memory: 179.513 MB.
==============================================================
File generated on Fri Dec 04 20:00:55 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.168 ; gain = 18.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.168 ; gain = 18.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 126.012 ; gain = 41.305
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 136.309 ; gain = 51.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-1-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-1-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-1-1' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 174.492 ; gain = 89.785
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'backward_lite' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 193.801 ; gain = 109.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.539 seconds; current allocated memory: 150.257 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 37 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.789 seconds; current allocated memory: 160.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulrcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.485 seconds; current allocated memory: 178.773 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 281.426 ; gain = 196.719
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 48.566 seconds; peak allocated memory: 178.773 MB.
==============================================================
File generated on Fri Dec 04 20:09:36 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.008 ; gain = 17.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.008 ; gain = 17.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 126.137 ; gain = 41.082
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 135.918 ; gain = 50.863
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-8.1.1.1' (main.cpp:145) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-8.1.1.1.1' (main.cpp:165) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' completely with a factor of 7.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 186.453 ; gain = 101.398
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (main.cpp:121:25) in function 'backward_lite' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 581.195 ; gain = 496.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_6', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_23', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.3'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_40', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.4'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_57', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.711 seconds; current allocated memory: 493.799 MB.
INFO: [HLS 200-434] Only 11 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.428 seconds; current allocated memory: 524.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 448 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 26.92 seconds; current allocated memory: 589.729 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bathbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:02:55 . Memory (MB): peak = 850.789 ; gain = 765.734
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 176.176 seconds; peak allocated memory: 589.729 MB.
==============================================================
File generated on Fri Dec 04 20:13:06 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.012 ; gain = 18.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.012 ; gain = 18.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.727 ; gain = 40.863
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 136.297 ; gain = 51.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-8.1.1.1' (main.cpp:145) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' completely with a factor of 7.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 186.598 ; gain = 101.734
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (main.cpp:121:25) in function 'backward_lite' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 581.109 ; gain = 496.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_6', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_23', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.3'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_40', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.4'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_57', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.512 seconds; current allocated memory: 493.796 MB.
INFO: [HLS 200-434] Only 11 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.833 seconds; current allocated memory: 524.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 448 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 25.994 seconds; current allocated memory: 589.726 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bathbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:15 ; elapsed = 00:02:52 . Memory (MB): peak = 848.855 ; gain = 763.992
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 172.89 seconds; peak allocated memory: 589.726 MB.
==============================================================
File generated on Fri Dec 04 20:32:32 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.375 ; gain = 18.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.375 ; gain = 18.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 126.059 ; gain = 41.176
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 136.242 ; gain = 51.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.559 ; gain = 88.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.992 ; gain = 89.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.543 seconds; current allocated memory: 129.231 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 21 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 133.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 141.292 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 215.066 ; gain = 130.184
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 30.735 seconds; peak allocated memory: 141.292 MB.
==============================================================
File generated on Fri Dec 04 20:54:03 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.961 ; gain = 18.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.961 ; gain = 18.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.996 ; gain = 41.090
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 136.184 ; gain = 51.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' completely with a factor of 7.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 186.906 ; gain = 102.000
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (main.cpp:121:25) in function 'backward_lite' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 581.523 ; gain = 496.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_263', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_5', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_6', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_0_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_152', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_23', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_0_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.3'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_299', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_40', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_0_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.4'.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-68] The II Violation in module 'backward_lite': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (main.cpp:152) of variable 'tmp_177_1_1', main.cpp:152 on array 'dataOut.V', main.cpp:50 and 'load' operation ('dataOut_V_load_445', main.cpp:152) on array 'dataOut.V', main.cpp:50.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('batch_w_mat_V_load_57', main.cpp:152) on array 'batch_w_mat.V', main.cpp:62 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'batch_w_mat_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:169) of variable 'tmp_204_1_1_11_3', main.cpp:169 on array 'dataOut.V', main.cpp:50 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 146, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.188 seconds; current allocated memory: 493.792 MB.
INFO: [HLS 200-434] Only 11 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.569 seconds; current allocated memory: 524.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 448 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 25.777 seconds; current allocated memory: 589.723 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_bathbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:15 ; elapsed = 00:02:51 . Memory (MB): peak = 850.871 ; gain = 765.965
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 172.057 seconds; peak allocated memory: 589.723 MB.
==============================================================
File generated on Fri Dec 04 20:59:01 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.070 ; gain = 18.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.070 ; gain = 18.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 126.031 ; gain = 41.020
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 135.957 ; gain = 50.945
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1' (main.cpp:129) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 174.387 ; gain = 89.375
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'backward_lite' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 180.063 ; gain = 95.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.903 seconds; current allocated memory: 135.367 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 141.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 152.625 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 237.484 ; gain = 152.473
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 35.84 seconds; peak allocated memory: 152.625 MB.
==============================================================
File generated on Fri Dec 04 21:37:08 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.242 ; gain = 18.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.242 ; gain = 18.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 126.305 ; gain = 41.438
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 136.168 ; gain = 51.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:165) in function 'backward_lite' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:181:81) to (main.cpp:181:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 173.852 ; gain = 88.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 174.273 ; gain = 89.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.78 seconds; current allocated memory: 130.081 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 21 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.436 seconds; current allocated memory: 134.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulrcU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 143.268 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 219.172 ; gain = 134.305
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 31.809 seconds; peak allocated memory: 143.268 MB.
==============================================================
File generated on Fri Dec 04 22:40:59 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.867 ; gain = 17.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.867 ; gain = 17.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.914 ; gain = 41.004
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 135.949 ; gain = 51.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1' (main.cpp:145) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:166) in function 'backward_lite' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-1' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:182:81) to (main.cpp:182:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.633 ; gain = 88.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 178.363 ; gain = 93.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.373 seconds; current allocated memory: 134.640 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 25 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 140.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulrcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 2.596 seconds; current allocated memory: 152.021 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 235.090 ; gain = 150.180
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 36.449 seconds; peak allocated memory: 152.021 MB.
==============================================================
File generated on Fri Dec 04 23:07:16 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.313 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.313 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:123) in function 'backward_lite(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.910 ; gain = 40.715
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 135.313 ; gain = 50.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:113) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (main.cpp:121) in function 'backward_lite' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (main.cpp:123) in function 'backward_lite' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1.1.1.1' (main.cpp:166) in function 'backward_lite' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-0-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-1-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-2-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-7-3-0-0' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:69:30) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:33) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:91:36) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:96:36) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:101:36) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:106:36) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:182:81) to (main.cpp:182:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 171.031 ; gain = 85.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 174.316 ; gain = 89.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.297 seconds; current allocated memory: 130.081 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 21 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 134.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_80s_32s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_94_5_1' to 'backward_lite_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_64s_64_5_1' to 'backward_lite_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulpcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulrcU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.953 seconds; current allocated memory: 143.267 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 219.156 ; gain = 133.961
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 33.349 seconds; peak allocated memory: 143.267 MB.
==============================================================
File generated on Fri Dec 04 23:24:29 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sat Dec 05 00:31:52 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.223 ; gain = 18.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.223 ; gain = 18.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.938 ; gain = 40.898
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 135.988 ; gain = 50.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data' (main.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:27).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:71:3) to (main.cpp:69:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:3) to (main.cpp:83:7) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:93:9) to (main.cpp:91:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:98:9) to (main.cpp:96:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:103:9) to (main.cpp:101:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:108:9) to (main.cpp:106:30) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:184:24) to (main.cpp:182:76) in function 'backward_lite'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 169.566 ; gain = 84.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 171.375 ; gain = 86.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.882 seconds; current allocated memory: 123.440 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 125.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/out_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_last' to 'backward_lite_datbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_dataOut_V' to 'backward_lite_datcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_a_mat_V' to 'backward_lite_batg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_z_mat_V' to 'backward_lite_bathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_w_mat_V' to 'backward_lite_batjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_44ns_33ns_32_48_seq_1' to 'backward_lite_sdilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_94_5_1' to 'backward_lite_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_64s_32s_64_5_1' to 'backward_lite_mulncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_mul_32s_80s_80_5_1' to 'backward_lite_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdilbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 130.513 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdilbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_mulocq_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'backward_lite_datbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_datcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 195.199 ; gain = 110.160
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 25.185 seconds; peak allocated memory: 130.513 MB.
==============================================================
File generated on Sat Dec 05 00:45:56 -0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
