[13:43:33.172] <TB3>     INFO: *** Welcome to pxar ***
[13:43:33.172] <TB3>     INFO: *** Today: 2016/03/14
[13:43:33.179] <TB3>     INFO: *** Version: b2a7-dirty
[13:43:33.180] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:33.180] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:33.180] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:33.180] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:33.261] <TB3>     INFO:         clk: 4
[13:43:33.261] <TB3>     INFO:         ctr: 4
[13:43:33.261] <TB3>     INFO:         sda: 19
[13:43:33.261] <TB3>     INFO:         tin: 9
[13:43:33.261] <TB3>     INFO:         level: 15
[13:43:33.261] <TB3>     INFO:         triggerdelay: 0
[13:43:33.261] <TB3>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[13:43:33.261] <TB3>     INFO: Log level: DEBUG
[13:43:33.273] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:43:33.289] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:43:33.292] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:43:33.295] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:34.857] <TB3>     INFO: DUT info: 
[13:43:34.857] <TB3>     INFO: The DUT currently contains the following objects:
[13:43:34.857] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:34.857] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:34.857] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:34.857] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:34.857] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.857] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:34.857] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.857] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:34.858] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:34.859] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:34.861] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[13:43:34.861] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d6cf20
[13:43:34.861] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ce3770
[13:43:34.861] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa615d94010
[13:43:34.862] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa61bfff510
[13:43:34.862] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fa615d94010
[13:43:34.863] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[13:43:34.864] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:43:34.864] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.5 C
[13:43:34.864] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:35.264] <TB3>     INFO: enter 'restricted' command line mode
[13:43:35.264] <TB3>     INFO: enter test to run
[13:43:35.264] <TB3>     INFO:   test: FPIXTest no parameter change
[13:43:35.264] <TB3>     INFO:   running: fpixtest
[13:43:35.264] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:35.267] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:35.267] <TB3>     INFO: ######################################################################
[13:43:35.267] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:43:35.267] <TB3>     INFO: ######################################################################
[13:43:35.271] <TB3>     INFO: ######################################################################
[13:43:35.271] <TB3>     INFO: PixTestPretest::doTest()
[13:43:35.271] <TB3>     INFO: ######################################################################
[13:43:35.274] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:35.274] <TB3>     INFO:    PixTestPretest::programROC() 
[13:43:35.274] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:53.290] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:53.290] <TB3>     INFO: IA differences per ROC:  18.5 19.3 16.9 16.1 17.7 17.7 19.3 20.1 18.5 18.5 16.9 16.9 20.1 20.1 18.5 16.9
[13:43:53.362] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:53.362] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:53.362] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:53.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:43:53.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[13:43:53.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[13:43:53.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 24.5687 mA
[13:43:53.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.5687 mA
[13:43:53.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 22.9688 mA
[13:43:54.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.5687 mA
[13:43:54.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  82 Ia 24.5687 mA
[13:43:54.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.5687 mA
[13:43:54.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 22.9688 mA
[13:43:54.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  84 Ia 24.5687 mA
[13:43:54.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 24.5687 mA
[13:43:54.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 23.7688 mA
[13:43:54.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[13:43:54.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[13:43:54.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[13:43:55.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 23.7688 mA
[13:43:55.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.7688 mA
[13:43:55.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 24.5687 mA
[13:43:55.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 23.7688 mA
[13:43:55.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 23.7688 mA
[13:43:55.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  80 Ia 24.5687 mA
[13:43:55.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  78 Ia 23.7688 mA
[13:43:55.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  79 Ia 23.7688 mA
[13:43:55.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  80 Ia 24.5687 mA
[13:43:55.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[13:43:56.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[13:43:56.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[13:43:56.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7688 mA
[13:43:56.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  86 Ia 24.5687 mA
[13:43:56.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 23.7688 mA
[13:43:56.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 23.7688 mA
[13:43:56.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  86 Ia 24.5687 mA
[13:43:56.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.7688 mA
[13:43:56.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7688 mA
[13:43:56.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  86 Ia 24.5687 mA
[13:43:57.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 23.7688 mA
[13:43:57.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 20.5687 mA
[13:43:57.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  99 Ia 24.5687 mA
[13:43:57.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  97 Ia 24.5687 mA
[13:43:57.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  95 Ia 24.5687 mA
[13:43:57.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  93 Ia 23.7688 mA
[13:43:57.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  94 Ia 23.7688 mA
[13:43:57.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  95 Ia 23.7688 mA
[13:43:57.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  96 Ia 24.5687 mA
[13:43:57.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  94 Ia 23.7688 mA
[13:43:58.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  95 Ia 23.7688 mA
[13:43:58.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  96 Ia 24.5687 mA
[13:43:58.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  94 Ia 24.5687 mA
[13:43:58.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[13:43:58.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.5687 mA
[13:43:58.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5687 mA
[13:43:58.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 24.5687 mA
[13:43:58.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.5687 mA
[13:43:58.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 23.7688 mA
[13:43:59.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.7688 mA
[13:43:59.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.5687 mA
[13:43:59.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  81 Ia 23.7688 mA
[13:43:59.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 23.7688 mA
[13:43:59.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 23.7688 mA
[13:43:59.511] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.5687 mA
[13:43:59.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[13:43:59.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[13:43:59.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 24.5687 mA
[13:43:59.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.7688 mA
[13:44:00.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 23.7688 mA
[13:44:00.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 23.7688 mA
[13:44:00.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5687 mA
[13:44:00.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7688 mA
[13:44:00.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 23.7688 mA
[13:44:00.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 24.5687 mA
[13:44:00.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 23.7688 mA
[13:44:00.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.7688 mA
[13:44:00.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[13:44:00.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[13:44:01.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[13:44:01.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[13:44:01.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 23.7688 mA
[13:44:01.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 24.5687 mA
[13:44:01.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.7688 mA
[13:44:01.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.7688 mA
[13:44:01.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 24.5687 mA
[13:44:01.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  78 Ia 24.5687 mA
[13:44:01.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.7688 mA
[13:44:01.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.7688 mA
[13:44:02.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.5687 mA
[13:44:02.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  76 Ia 23.7688 mA
[13:44:02.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 23.7688 mA
[13:44:02.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[13:44:02.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 24.5687 mA
[13:44:02.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  77 Ia 23.7688 mA
[13:44:02.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[13:44:02.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 24.5687 mA
[13:44:02.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  77 Ia 23.7688 mA
[13:44:02.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[13:44:03.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[13:44:03.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.7688 mA
[13:44:03.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[13:44:03.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[13:44:03.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[13:44:03.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[13:44:03.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 24.5687 mA
[13:44:03.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 22.9688 mA
[13:44:03.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[13:44:03.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 24.5687 mA
[13:44:04.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  81 Ia 23.7688 mA
[13:44:04.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  82 Ia 24.5687 mA
[13:44:04.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  80 Ia 23.7688 mA
[13:44:04.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  81 Ia 23.7688 mA
[13:44:04.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[13:44:04.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[13:44:04.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[13:44:04.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[13:44:04.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[13:44:04.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 24.5687 mA
[13:44:05.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 22.9688 mA
[13:44:05.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  86 Ia 24.5687 mA
[13:44:05.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  84 Ia 24.5687 mA
[13:44:05.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  82 Ia 24.5687 mA
[13:44:05.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 23.7688 mA
[13:44:05.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 23.7688 mA
[13:44:05.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[13:44:05.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[13:44:05.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[13:44:05.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 23.7688 mA
[13:44:06.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  86 Ia 23.7688 mA
[13:44:06.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  87 Ia 24.5687 mA
[13:44:06.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 23.7688 mA
[13:44:06.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  86 Ia 24.5687 mA
[13:44:06.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 22.9688 mA
[13:44:06.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 24.5687 mA
[13:44:06.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  88 Ia 23.7688 mA
[13:44:06.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  89 Ia 24.5687 mA
[13:44:06.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[13:44:06.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 24.5687 mA
[13:44:07.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  92 Ia 24.5687 mA
[13:44:07.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  90 Ia 23.7688 mA
[13:44:07.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.5687 mA
[13:44:07.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 23.7688 mA
[13:44:07.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  90 Ia 23.7688 mA
[13:44:07.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  91 Ia 24.5687 mA
[13:44:07.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  89 Ia 24.5687 mA
[13:44:07.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  87 Ia 23.7688 mA
[13:44:07.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  88 Ia 23.7688 mA
[13:44:07.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 23.7688 mA
[13:44:08.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.5687 mA
[13:44:08.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  76 Ia 24.5687 mA
[13:44:08.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  74 Ia 24.5687 mA
[13:44:08.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  72 Ia 23.7688 mA
[13:44:08.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  73 Ia 23.7688 mA
[13:44:08.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  74 Ia 23.7688 mA
[13:44:08.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  75 Ia 24.5687 mA
[13:44:08.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  73 Ia 23.7688 mA
[13:44:08.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.7688 mA
[13:44:08.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 24.5687 mA
[13:44:09.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  73 Ia 23.7688 mA
[13:44:09.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  74 Ia 23.7688 mA
[13:44:09.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[13:44:09.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.7688 mA
[13:44:09.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.5687 mA
[13:44:09.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 23.7688 mA
[13:44:09.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  79 Ia 24.5687 mA
[13:44:09.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  77 Ia 23.7688 mA
[13:44:09.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.7688 mA
[13:44:09.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  79 Ia 24.5687 mA
[13:44:10.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  77 Ia 23.7688 mA
[13:44:10.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 23.7688 mA
[13:44:10.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  79 Ia 24.5687 mA
[13:44:10.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.7688 mA
[13:44:10.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[13:44:10.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[13:44:10.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[13:44:10.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[13:44:10.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 23.7688 mA
[13:44:11.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  84 Ia 24.5687 mA
[13:44:11.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  82 Ia 23.7688 mA
[13:44:11.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 23.7688 mA
[13:44:11.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  84 Ia 24.5687 mA
[13:44:11.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  82 Ia 23.7688 mA
[13:44:11.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 23.7688 mA
[13:44:11.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  84 Ia 24.5687 mA
[13:44:11.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.3688 mA
[13:44:11.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 25.3687 mA
[13:44:11.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 23.7688 mA
[13:44:12.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  88 Ia 24.5687 mA
[13:44:12.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 23.7688 mA
[13:44:12.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  87 Ia 24.5687 mA
[13:44:12.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[13:44:12.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  86 Ia 23.7688 mA
[13:44:12.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  87 Ia 24.5687 mA
[13:44:12.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[13:44:12.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 23.7688 mA
[13:44:12.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.5687 mA
[13:44:12.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:44:12.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:44:12.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[13:44:12.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  94
[13:44:12.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  89
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  74
[13:44:12.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:44:12.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  84
[13:44:12.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[13:44:14.681] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:44:14.681] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3
[13:44:14.715] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:14.715] <TB3>     INFO:    PixTestPretest::findTiming() 
[13:44:14.715] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:14.715] <TB3>     INFO: PixTestCmd::init()
[13:44:14.715] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:44:15.309] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:45:52.574] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:45:52.605] <TB3>     INFO: TBM phases:  160MHz: 0, 400MHz: 4, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:45:52.605] <TB3>     INFO: (success/tries = 100/100), width = 5
[13:45:52.605] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x10 to 0x10
[13:45:52.605] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:45:52.605] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:45:52.605] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:45:52.605] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:45:52.608] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:52.608] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:52.608] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:52.745] <TB3>     INFO: Expecting 231680 events.
[13:45:57.353] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:45:57.356] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:45:59.962] <TB3>     INFO: 231680 events read in total (6502ms).
[13:45:59.967] <TB3>     INFO: Test took 7356ms.
[13:46:00.306] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:46:00.310] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 85 and Delta(CalDel) = 62
[13:46:00.314] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:46:00.318] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:46:00.322] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:46:00.326] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:46:00.329] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 63
[13:46:00.333] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:46:00.337] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 64
[13:46:00.341] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:46:00.344] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:46:00.348] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:46:00.351] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 65
[13:46:00.355] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:46:00.358] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 106 and Delta(CalDel) = 62
[13:46:00.362] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:46:00.403] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:00.433] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:00.433] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:00.433] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:00.568] <TB3>     INFO: Expecting 231680 events.
[13:46:08.718] <TB3>     INFO: 231680 events read in total (7434ms).
[13:46:08.723] <TB3>     INFO: Test took 8286ms.
[13:46:08.743] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[13:46:09.065] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[13:46:09.069] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:46:09.072] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:46:09.076] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:46:09.079] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[13:46:09.082] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:46:09.086] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:46:09.089] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[13:46:09.093] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:46:09.096] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[13:46:09.100] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:46:09.103] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:46:09.107] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:46:09.110] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:46:09.114] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:46:09.145] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:46:09.145] <TB3>     INFO: CalDel:      140   147   132   126   139   126   143   137   146   132   146   149   147   149   137   136
[13:46:09.145] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C0.dat
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C1.dat
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C2.dat
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C3.dat
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C4.dat
[13:46:09.149] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C5.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C6.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C7.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C8.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C9.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C10.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C11.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C12.dat
[13:46:09.150] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C13.dat
[13:46:09.151] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C14.dat
[13:46:09.151] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:09.151] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:09.151] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:09.151] <TB3>     INFO: PixTestPretest::doTest() done, duration: 153 seconds
[13:46:09.151] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:46:09.212] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:46:09.212] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:46:09.214] <TB3>     INFO: ######################################################################
[13:46:09.214] <TB3>     INFO: PixTestAlive::doTest()
[13:46:09.214] <TB3>     INFO: ######################################################################
[13:46:09.217] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:09.217] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:09.217] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:09.218] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:09.561] <TB3>     INFO: Expecting 41600 events.
[13:46:13.617] <TB3>     INFO: 41600 events read in total (3341ms).
[13:46:13.618] <TB3>     INFO: Test took 4400ms.
[13:46:13.625] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:13.626] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:46:13.626] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:46:13.999] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:46:13.999] <TB3>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    1    0    0    0    0    0    0    0    0    0    1
[13:46:13.999] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    2    0    0    1    0    0    0    0    0    0    0    0    0    1
[13:46:13.002] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:13.002] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:13.002] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:13.004] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:14.347] <TB3>     INFO: Expecting 41600 events.
[13:46:17.301] <TB3>     INFO: 41600 events read in total (2239ms).
[13:46:17.301] <TB3>     INFO: Test took 3297ms.
[13:46:17.302] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:17.302] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:46:17.302] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:46:17.302] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:46:17.706] <TB3>     INFO: PixTestAlive::maskTest() done
[13:46:17.706] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:17.709] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:17.710] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:17.710] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:17.711] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:18.056] <TB3>     INFO: Expecting 41600 events.
[13:46:22.143] <TB3>     INFO: 41600 events read in total (3366ms).
[13:46:22.144] <TB3>     INFO: Test took 4433ms.
[13:46:22.152] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:22.152] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:46:22.152] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:46:22.526] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:46:22.526] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:22.526] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:46:22.526] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:46:22.534] <TB3>     INFO: ######################################################################
[13:46:22.534] <TB3>     INFO: PixTestTrim::doTest()
[13:46:22.534] <TB3>     INFO: ######################################################################
[13:46:22.537] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:22.537] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:46:22.537] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:22.619] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:46:22.619] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:22.689] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:22.689] <TB3>     INFO:     run 1 of 1
[13:46:22.689] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:23.039] <TB3>     INFO: Expecting 5025280 events.
[13:47:07.683] <TB3>     INFO: 1390296 events read in total (43929ms).
[13:47:51.478] <TB3>     INFO: 2764040 events read in total (87724ms).
[13:48:35.956] <TB3>     INFO: 4146128 events read in total (132204ms).
[13:49:03.875] <TB3>     INFO: 5025280 events read in total (160121ms).
[13:49:03.917] <TB3>     INFO: Test took 161228ms.
[13:49:03.977] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:04.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:05.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:06.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:08.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:09.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:11.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:12.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:14.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:15.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:17.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:18.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:20.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:21.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:22.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:24.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:25.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:27.293] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278355968
[13:49:27.296] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7363 minThrLimit = 92.7167 minThrNLimit = 119.208 -> result = 92.7363 -> 92
[13:49:27.297] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3604 minThrLimit = 92.3488 minThrNLimit = 118.923 -> result = 92.3604 -> 92
[13:49:27.297] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.436 minThrLimit = 103.354 minThrNLimit = 129.867 -> result = 103.436 -> 103
[13:49:27.297] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1247 minThrLimit = 99.1178 minThrNLimit = 123.982 -> result = 99.1247 -> 99
[13:49:27.298] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2334 minThrLimit = 99.2306 minThrNLimit = 125.014 -> result = 99.2334 -> 99
[13:49:27.298] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.318 minThrLimit = 100.29 minThrNLimit = 123.91 -> result = 100.318 -> 100
[13:49:27.299] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2027 minThrLimit = 90.1919 minThrNLimit = 114.843 -> result = 90.2027 -> 90
[13:49:27.299] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2726 minThrLimit = 93.2455 minThrNLimit = 118.272 -> result = 93.2726 -> 93
[13:49:27.300] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.434 minThrLimit = 108.371 minThrNLimit = 133.1 -> result = 108.434 -> 108
[13:49:27.300] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5276 minThrLimit = 95.4922 minThrNLimit = 119.224 -> result = 95.5276 -> 95
[13:49:27.300] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2511 minThrLimit = 99.2487 minThrNLimit = 122 -> result = 99.2511 -> 99
[13:49:27.301] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1215 minThrLimit = 83.1067 minThrNLimit = 104.963 -> result = 83.1215 -> 83
[13:49:27.301] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6018 minThrLimit = 96.5932 minThrNLimit = 121.148 -> result = 96.6018 -> 96
[13:49:27.302] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3528 minThrLimit = 92.3394 minThrNLimit = 117.96 -> result = 92.3528 -> 92
[13:49:27.302] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1575 minThrLimit = 96.1497 minThrNLimit = 124.964 -> result = 96.1575 -> 96
[13:49:27.303] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7788 minThrLimit = 87.768 minThrNLimit = 112.693 -> result = 87.7788 -> 87
[13:49:27.303] <TB3>     INFO: ROC 0 VthrComp = 92
[13:49:27.303] <TB3>     INFO: ROC 1 VthrComp = 92
[13:49:27.303] <TB3>     INFO: ROC 2 VthrComp = 103
[13:49:27.303] <TB3>     INFO: ROC 3 VthrComp = 99
[13:49:27.303] <TB3>     INFO: ROC 4 VthrComp = 99
[13:49:27.303] <TB3>     INFO: ROC 5 VthrComp = 100
[13:49:27.303] <TB3>     INFO: ROC 6 VthrComp = 90
[13:49:27.303] <TB3>     INFO: ROC 7 VthrComp = 93
[13:49:27.303] <TB3>     INFO: ROC 8 VthrComp = 108
[13:49:27.304] <TB3>     INFO: ROC 9 VthrComp = 95
[13:49:27.304] <TB3>     INFO: ROC 10 VthrComp = 99
[13:49:27.304] <TB3>     INFO: ROC 11 VthrComp = 83
[13:49:27.304] <TB3>     INFO: ROC 12 VthrComp = 96
[13:49:27.304] <TB3>     INFO: ROC 13 VthrComp = 92
[13:49:27.304] <TB3>     INFO: ROC 14 VthrComp = 96
[13:49:27.304] <TB3>     INFO: ROC 15 VthrComp = 87
[13:49:27.304] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:49:27.304] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:27.320] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:27.320] <TB3>     INFO:     run 1 of 1
[13:49:27.321] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:27.664] <TB3>     INFO: Expecting 5025280 events.
[13:50:03.288] <TB3>     INFO: 885792 events read in total (34910ms).
[13:50:38.350] <TB3>     INFO: 1769168 events read in total (69972ms).
[13:51:13.219] <TB3>     INFO: 2651912 events read in total (104841ms).
[13:51:48.952] <TB3>     INFO: 3525336 events read in total (140574ms).
[13:52:25.740] <TB3>     INFO: 4394240 events read in total (177362ms).
[13:52:51.370] <TB3>     INFO: 5025280 events read in total (202992ms).
[13:52:51.445] <TB3>     INFO: Test took 204124ms.
[13:52:51.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:51.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:53.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:55.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:56.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:58.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:00.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:01.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:03.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:05.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:06.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:08.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:10.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:11.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:13.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:15.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:16.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:18.425] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414248960
[13:53:18.428] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.2022 for pixel 27/79 mean/min/max = 45.4026/33.4363/57.369
[13:53:18.428] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8278 for pixel 18/24 mean/min/max = 44.8837/33.6787/56.0887
[13:53:18.428] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9852 for pixel 0/62 mean/min/max = 45.1848/32.2874/58.0822
[13:53:18.429] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.4639 for pixel 0/43 mean/min/max = 44.8973/31.264/58.5307
[13:53:18.429] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.091 for pixel 17/1 mean/min/max = 43.4408/31.7838/55.0978
[13:53:18.430] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6735 for pixel 10/2 mean/min/max = 43.8347/31.7934/55.876
[13:53:18.430] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.1386 for pixel 0/71 mean/min/max = 44.8896/33.558/56.2212
[13:53:18.430] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.6821 for pixel 10/62 mean/min/max = 45.7203/32.5606/58.8801
[13:53:18.431] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.7922 for pixel 18/4 mean/min/max = 48.5341/33.8218/63.2464
[13:53:18.431] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.0712 for pixel 3/39 mean/min/max = 45.355/32.5496/58.1604
[13:53:18.431] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.313 for pixel 51/7 mean/min/max = 44.1644/31.8453/56.4836
[13:53:18.432] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8306 for pixel 0/65 mean/min/max = 43.8828/31.9204/55.8453
[13:53:18.432] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.067 for pixel 0/4 mean/min/max = 44.854/32.5115/57.1965
[13:53:18.433] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.8261 for pixel 0/14 mean/min/max = 44.9786/33.0027/56.9545
[13:53:18.433] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2631 for pixel 6/71 mean/min/max = 43.6175/31.883/55.3521
[13:53:18.433] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.2477 for pixel 19/10 mean/min/max = 43.9625/32.6397/55.2854
[13:53:18.434] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:53:18.567] <TB3>     INFO: Expecting 411648 events.
[13:53:26.260] <TB3>     INFO: 411648 events read in total (6967ms).
[13:53:26.267] <TB3>     INFO: Expecting 411648 events.
[13:53:33.899] <TB3>     INFO: 411648 events read in total (6965ms).
[13:53:33.909] <TB3>     INFO: Expecting 411648 events.
[13:53:41.536] <TB3>     INFO: 411648 events read in total (6967ms).
[13:53:41.548] <TB3>     INFO: Expecting 411648 events.
[13:53:49.119] <TB3>     INFO: 411648 events read in total (6909ms).
[13:53:49.133] <TB3>     INFO: Expecting 411648 events.
[13:53:56.742] <TB3>     INFO: 411648 events read in total (6948ms).
[13:53:56.759] <TB3>     INFO: Expecting 411648 events.
[13:54:04.381] <TB3>     INFO: 411648 events read in total (6967ms).
[13:54:04.401] <TB3>     INFO: Expecting 411648 events.
[13:54:11.966] <TB3>     INFO: 411648 events read in total (6912ms).
[13:54:11.986] <TB3>     INFO: Expecting 411648 events.
[13:54:19.581] <TB3>     INFO: 411648 events read in total (6936ms).
[13:54:19.607] <TB3>     INFO: Expecting 411648 events.
[13:54:27.259] <TB3>     INFO: 411648 events read in total (7007ms).
[13:54:27.285] <TB3>     INFO: Expecting 411648 events.
[13:54:34.963] <TB3>     INFO: 411648 events read in total (7034ms).
[13:54:34.992] <TB3>     INFO: Expecting 411648 events.
[13:54:42.620] <TB3>     INFO: 411648 events read in total (6987ms).
[13:54:42.650] <TB3>     INFO: Expecting 411648 events.
[13:54:50.208] <TB3>     INFO: 411648 events read in total (6916ms).
[13:54:50.243] <TB3>     INFO: Expecting 411648 events.
[13:54:57.832] <TB3>     INFO: 411648 events read in total (6951ms).
[13:54:57.868] <TB3>     INFO: Expecting 411648 events.
[13:55:05.399] <TB3>     INFO: 411648 events read in total (6895ms).
[13:55:05.439] <TB3>     INFO: Expecting 411648 events.
[13:55:12.978] <TB3>     INFO: 411648 events read in total (6906ms).
[13:55:13.020] <TB3>     INFO: Expecting 411648 events.
[13:55:20.601] <TB3>     INFO: 411648 events read in total (6951ms).
[13:55:20.645] <TB3>     INFO: Test took 122211ms.
[13:55:21.153] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5861 < 35 for itrim = 106; old thr = 33.3603 ... break
[13:55:21.195] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3301 < 35 for itrim+1 = 105; old thr = 34.8867 ... break
[13:55:21.232] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.649 < 35 for itrim+1 = 110; old thr = 34.7248 ... break
[13:55:21.262] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0847 < 35 for itrim = 102; old thr = 33.8755 ... break
[13:55:21.304] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6726 < 35 for itrim+1 = 95; old thr = 34.8119 ... break
[13:55:21.341] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3439 < 35 for itrim = 101; old thr = 34.2881 ... break
[13:55:21.371] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5008 < 35 for itrim = 89; old thr = 34.3744 ... break
[13:55:21.413] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0297 < 35 for itrim = 108; old thr = 34.7946 ... break
[13:55:21.447] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0759 < 35 for itrim = 130; old thr = 34.8385 ... break
[13:55:21.485] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0025 < 35 for itrim = 115; old thr = 34.6791 ... break
[13:55:21.515] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2438 < 35 for itrim = 100; old thr = 34.149 ... break
[13:55:21.546] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0978 < 35 for itrim = 94; old thr = 34.2165 ... break
[13:55:21.586] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1272 < 35 for itrim+1 = 107; old thr = 34.9698 ... break
[13:55:21.621] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6458 < 35 for itrim+1 = 103; old thr = 34.6318 ... break
[13:55:21.664] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1983 < 35 for itrim+1 = 103; old thr = 34.8365 ... break
[13:55:21.710] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4427 < 35 for itrim+1 = 108; old thr = 34.9664 ... break
[13:55:21.786] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:55:21.796] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:21.796] <TB3>     INFO:     run 1 of 1
[13:55:21.796] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:22.139] <TB3>     INFO: Expecting 5025280 events.
[13:55:57.537] <TB3>     INFO: 871288 events read in total (34684ms).
[13:56:32.351] <TB3>     INFO: 1740080 events read in total (69499ms).
[13:57:07.258] <TB3>     INFO: 2607496 events read in total (104405ms).
[13:57:42.070] <TB3>     INFO: 3464800 events read in total (139217ms).
[13:58:19.125] <TB3>     INFO: 4317936 events read in total (176272ms).
[13:58:47.723] <TB3>     INFO: 5025280 events read in total (204870ms).
[13:58:47.804] <TB3>     INFO: Test took 206008ms.
[13:58:47.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:48.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:49.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:51.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:53.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:54.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:56.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:57.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:59.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:01.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:02.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:04.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:06.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:07.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:09.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:10.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:12.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:14.080] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276983808
[13:59:14.082] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.471451 .. 50.844973
[13:59:14.156] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:59:14.166] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:14.166] <TB3>     INFO:     run 1 of 1
[13:59:14.166] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:14.509] <TB3>     INFO: Expecting 1763840 events.
[13:59:54.322] <TB3>     INFO: 1100600 events read in total (39098ms).
[14:00:18.419] <TB3>     INFO: 1763840 events read in total (63195ms).
[14:00:18.437] <TB3>     INFO: Test took 64271ms.
[14:00:18.478] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:18.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:19.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:20.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:21.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:22.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:23.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:24.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:25.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:27.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:28.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:29.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:30.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:31.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:32.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:33.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:34.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:35.573] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328667136
[14:00:35.658] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.310497 .. 45.738202
[14:00:35.735] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:35.745] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:35.745] <TB3>     INFO:     run 1 of 1
[14:00:35.745] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:36.089] <TB3>     INFO: Expecting 1564160 events.
[14:01:16.190] <TB3>     INFO: 1133232 events read in total (39387ms).
[14:01:31.718] <TB3>     INFO: 1564160 events read in total (54915ms).
[14:01:31.732] <TB3>     INFO: Test took 55987ms.
[14:01:31.765] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:31.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:32.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:33.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:34.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:35.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:36.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:37.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:38.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:39.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:40.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:41.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:42.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:43.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:44.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:45.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:47.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:47.995] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339206144
[14:01:48.077] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.414884 .. 42.842951
[14:01:48.151] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:01:48.161] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:48.161] <TB3>     INFO:     run 1 of 1
[14:01:48.162] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:48.509] <TB3>     INFO: Expecting 1331200 events.
[14:02:30.220] <TB3>     INFO: 1131984 events read in total (40996ms).
[14:02:37.507] <TB3>     INFO: 1331200 events read in total (48283ms).
[14:02:37.521] <TB3>     INFO: Test took 49359ms.
[14:02:37.551] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:37.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:38.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:39.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:40.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:41.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:42.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:43.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:44.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:45.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:46.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:47.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:47.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:48.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:49.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:50.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:51.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:52.663] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342335488
[14:02:52.744] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.454543 .. 42.700872
[14:02:52.822] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:02:52.833] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:52.833] <TB3>     INFO:     run 1 of 1
[14:02:52.833] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:53.186] <TB3>     INFO: Expecting 1297920 events.
[14:03:33.319] <TB3>     INFO: 1126144 events read in total (39418ms).
[14:03:39.783] <TB3>     INFO: 1297920 events read in total (45882ms).
[14:03:39.802] <TB3>     INFO: Test took 46970ms.
[14:03:39.835] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:39.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:40.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:41.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:42.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:43.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:44.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:45.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:46.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:47.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:48.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:49.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:50.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:51.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:52.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:53.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:55.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:56.106] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346406912
[14:03:56.224] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:56.224] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:56.246] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:56.246] <TB3>     INFO:     run 1 of 1
[14:03:56.246] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:56.673] <TB3>     INFO: Expecting 1364480 events.
[14:04:35.787] <TB3>     INFO: 1074088 events read in total (38399ms).
[14:04:46.649] <TB3>     INFO: 1364480 events read in total (49261ms).
[14:04:46.664] <TB3>     INFO: Test took 50418ms.
[14:04:46.697] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:46.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:47.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:48.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:49.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:50.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:51.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:52.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:53.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:54.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:55.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:56.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:57.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:58.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:59.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:00.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:01.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:02.410] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358977536
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C0.dat
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C1.dat
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C2.dat
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C3.dat
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C4.dat
[14:05:02.447] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C5.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C6.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C7.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C8.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C9.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C10.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C11.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C12.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C13.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C14.dat
[14:05:02.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C15.dat
[14:05:02.449] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C0.dat
[14:05:02.456] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C1.dat
[14:05:02.463] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C2.dat
[14:05:02.470] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C3.dat
[14:05:02.477] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C4.dat
[14:05:02.484] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C5.dat
[14:05:02.491] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C6.dat
[14:05:02.497] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C7.dat
[14:05:02.504] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C8.dat
[14:05:02.511] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C9.dat
[14:05:02.518] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C10.dat
[14:05:02.525] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C11.dat
[14:05:02.532] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C12.dat
[14:05:02.539] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C13.dat
[14:05:02.545] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C14.dat
[14:05:02.552] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C15.dat
[14:05:02.559] <TB3>     INFO: PixTestTrim::trimTest() done
[14:05:02.559] <TB3>     INFO: vtrim:     106 105 110 102  95 101  89 108 130 115 100  94 107 103 103 108 
[14:05:02.559] <TB3>     INFO: vthrcomp:   92  92 103  99  99 100  90  93 108  95  99  83  96  92  96  87 
[14:05:02.559] <TB3>     INFO: vcal mean:  34.91  34.97  34.94  34.96  34.89  34.92  34.97  34.96  34.96  34.96  34.92  34.88  34.93  34.94  34.93  34.91 
[14:05:02.559] <TB3>     INFO: vcal RMS:    0.77   0.76   1.13   0.86   0.81   1.01   0.76   0.81   0.90   0.86   0.84   0.82   0.79   0.76   0.82   0.96 
[14:05:02.559] <TB3>     INFO: bits mean:   9.08   9.23   9.34   9.27  10.41  10.13   8.96   9.24   8.90   9.78   9.87  10.04   9.31   9.25  10.22  10.23 
[14:05:02.559] <TB3>     INFO: bits RMS:    2.68   2.65   2.78   2.99   2.47   2.57   2.79   2.75   2.53   2.55   2.70   2.59   2.81   2.75   2.49   2.38 
[14:05:02.571] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:02.571] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:05:02.571] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:02.573] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:05:02.574] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:05:02.584] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:02.584] <TB3>     INFO:     run 1 of 1
[14:05:02.584] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:02.928] <TB3>     INFO: Expecting 4160000 events.
[14:05:49.333] <TB3>     INFO: 1138850 events read in total (45691ms).
[14:06:34.237] <TB3>     INFO: 2265755 events read in total (90595ms).
[14:07:19.066] <TB3>     INFO: 3379845 events read in total (135424ms).
[14:07:49.462] <TB3>     INFO: 4160000 events read in total (165820ms).
[14:07:49.520] <TB3>     INFO: Test took 166936ms.
[14:07:49.649] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:49.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:51.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:53.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:55.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:57.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:59.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:01.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:03.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:04.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:06.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:08.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:10.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:12.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:14.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:16.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:17.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:19.746] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343515136
[14:08:19.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:19.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:19.821] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:08:19.832] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:19.832] <TB3>     INFO:     run 1 of 1
[14:08:19.832] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:20.176] <TB3>     INFO: Expecting 3827200 events.
[14:09:06.986] <TB3>     INFO: 1140480 events read in total (46096ms).
[14:09:52.580] <TB3>     INFO: 2266800 events read in total (91690ms).
[14:10:36.482] <TB3>     INFO: 3381705 events read in total (135592ms).
[14:10:54.809] <TB3>     INFO: 3827200 events read in total (153919ms).
[14:10:54.865] <TB3>     INFO: Test took 155033ms.
[14:10:54.981] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:55.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:57.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:58.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:00.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:02.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:04.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:05.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:07.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:09.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:11.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:13.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:14.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:16.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:18.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:20.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:22.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:23.920] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396091392
[14:11:23.921] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:23.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:23.999] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:11:24.009] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:24.010] <TB3>     INFO:     run 1 of 1
[14:11:24.010] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:24.358] <TB3>     INFO: Expecting 3536000 events.
[14:12:12.415] <TB3>     INFO: 1188730 events read in total (47342ms).
[14:13:00.229] <TB3>     INFO: 2358695 events read in total (95156ms).
[14:13:46.972] <TB3>     INFO: 3522395 events read in total (141899ms).
[14:13:47.885] <TB3>     INFO: 3536000 events read in total (142812ms).
[14:13:47.923] <TB3>     INFO: Test took 143913ms.
[14:13:48.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:48.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:49.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:51.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:53.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:55.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:56.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:58.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:00.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:01.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:03.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:05.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:06.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:08.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:10.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:12.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:13.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:15.552] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396091392
[14:14:15.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:14:15.628] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:14:15.628] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:14:15.639] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:15.639] <TB3>     INFO:     run 1 of 1
[14:14:15.639] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:15.987] <TB3>     INFO: Expecting 3536000 events.
[14:15:03.243] <TB3>     INFO: 1188330 events read in total (46542ms).
[14:15:48.609] <TB3>     INFO: 2358635 events read in total (91909ms).
[14:16:35.048] <TB3>     INFO: 3521925 events read in total (138347ms).
[14:16:35.981] <TB3>     INFO: 3536000 events read in total (139280ms).
[14:16:36.024] <TB3>     INFO: Test took 140385ms.
[14:16:36.121] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:36.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:38.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:39.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:41.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:43.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:44.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:46.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:48.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:50.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:51.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:53.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:55.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:56.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:58.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:00.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:02.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:03.934] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396091392
[14:17:03.935] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:17:04.008] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:17:04.008] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:17:04.018] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:04.018] <TB3>     INFO:     run 1 of 1
[14:17:04.018] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:04.364] <TB3>     INFO: Expecting 3556800 events.
[14:17:51.735] <TB3>     INFO: 1184705 events read in total (46657ms).
[14:18:38.518] <TB3>     INFO: 2350925 events read in total (93440ms).
[14:19:25.782] <TB3>     INFO: 3508050 events read in total (140705ms).
[14:19:28.095] <TB3>     INFO: 3556800 events read in total (143017ms).
[14:19:28.142] <TB3>     INFO: Test took 144124ms.
[14:19:28.243] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:28.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:30.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:31.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:33.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:35.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:37.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:38.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:40.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:42.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:43.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:45.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:47.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:49.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:50.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:52.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:54.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:56.150] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396091392
[14:19:56.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.7064, thr difference RMS: 1.37013
[14:19:56.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.66307, thr difference RMS: 1.38266
[14:19:56.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.15311, thr difference RMS: 1.5194
[14:19:56.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.91349, thr difference RMS: 1.75571
[14:19:56.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.87697, thr difference RMS: 1.63155
[14:19:56.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.33913, thr difference RMS: 1.67243
[14:19:56.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.02061, thr difference RMS: 1.38354
[14:19:56.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.36347, thr difference RMS: 1.53448
[14:19:56.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.7167, thr difference RMS: 1.33292
[14:19:56.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.23377, thr difference RMS: 1.60805
[14:19:56.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.08623, thr difference RMS: 1.69199
[14:19:56.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.29341, thr difference RMS: 1.30073
[14:19:56.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.85786, thr difference RMS: 1.63378
[14:19:56.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.95113, thr difference RMS: 1.40554
[14:19:56.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.65958, thr difference RMS: 1.33285
[14:19:56.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.63146, thr difference RMS: 1.21025
[14:19:56.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.63221, thr difference RMS: 1.36785
[14:19:56.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.60249, thr difference RMS: 1.34695
[14:19:56.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.16144, thr difference RMS: 1.52458
[14:19:56.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.89161, thr difference RMS: 1.76818
[14:19:56.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.86407, thr difference RMS: 1.63762
[14:19:56.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.28674, thr difference RMS: 1.68649
[14:19:56.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.11227, thr difference RMS: 1.38208
[14:19:56.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.34215, thr difference RMS: 1.49877
[14:19:56.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.7352, thr difference RMS: 1.32594
[14:19:56.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.1764, thr difference RMS: 1.61231
[14:19:56.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.051, thr difference RMS: 1.69053
[14:19:56.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.26201, thr difference RMS: 1.30242
[14:19:56.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.81004, thr difference RMS: 1.61894
[14:19:56.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.78265, thr difference RMS: 1.39768
[14:19:56.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.57703, thr difference RMS: 1.33512
[14:19:56.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.56302, thr difference RMS: 1.22765
[14:19:56.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.67476, thr difference RMS: 1.36618
[14:19:56.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.61078, thr difference RMS: 1.37223
[14:19:56.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.25925, thr difference RMS: 1.50731
[14:19:56.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.88638, thr difference RMS: 1.74021
[14:19:56.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.89249, thr difference RMS: 1.65053
[14:19:56.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.40354, thr difference RMS: 1.66685
[14:19:56.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.21977, thr difference RMS: 1.36668
[14:19:56.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.35964, thr difference RMS: 1.50838
[14:19:56.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.7793, thr difference RMS: 1.32096
[14:19:56.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.13734, thr difference RMS: 1.60819
[14:19:56.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.10696, thr difference RMS: 1.70832
[14:19:56.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.34452, thr difference RMS: 1.27828
[14:19:56.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.82248, thr difference RMS: 1.61434
[14:19:56.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.73972, thr difference RMS: 1.39966
[14:19:56.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.66749, thr difference RMS: 1.34966
[14:19:56.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.61611, thr difference RMS: 1.22291
[14:19:56.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.66125, thr difference RMS: 1.36833
[14:19:56.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.6567, thr difference RMS: 1.38304
[14:19:56.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.24862, thr difference RMS: 1.50325
[14:19:56.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.06069, thr difference RMS: 1.74977
[14:19:56.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.00098, thr difference RMS: 1.63141
[14:19:56.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.48084, thr difference RMS: 1.65373
[14:19:56.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.41604, thr difference RMS: 1.3554
[14:19:56.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4023, thr difference RMS: 1.52136
[14:19:56.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.9421, thr difference RMS: 1.31228
[14:19:56.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.26417, thr difference RMS: 1.59857
[14:19:56.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.16871, thr difference RMS: 1.69944
[14:19:56.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.44931, thr difference RMS: 1.27697
[14:19:56.165] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.87031, thr difference RMS: 1.62998
[14:19:56.165] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.78494, thr difference RMS: 1.39612
[14:19:56.165] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.76998, thr difference RMS: 1.35354
[14:19:56.165] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.66054, thr difference RMS: 1.1863
[14:19:56.278] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:19:56.282] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2013 seconds
[14:19:56.282] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:56.988] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:56.988] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:56.992] <TB3>     INFO: ######################################################################
[14:19:56.992] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:56.992] <TB3>     INFO: ######################################################################
[14:19:56.992] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:56.992] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:56.992] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:56.992] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:56.004] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:56.004] <TB3>     INFO:     run 1 of 1
[14:19:56.004] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:57.354] <TB3>     INFO: Expecting 59072000 events.
[14:20:26.215] <TB3>     INFO: 1072800 events read in total (28146ms).
[14:20:54.593] <TB3>     INFO: 2140600 events read in total (56525ms).
[14:21:22.622] <TB3>     INFO: 3209000 events read in total (84553ms).
[14:21:50.003] <TB3>     INFO: 4281000 events read in total (112934ms).
[14:22:18.878] <TB3>     INFO: 5349400 events read in total (140809ms).
[14:22:47.173] <TB3>     INFO: 6418200 events read in total (169104ms).
[14:23:15.564] <TB3>     INFO: 7490200 events read in total (197495ms).
[14:23:43.964] <TB3>     INFO: 8558600 events read in total (225895ms).
[14:24:12.268] <TB3>     INFO: 9626400 events read in total (254199ms).
[14:24:40.631] <TB3>     INFO: 10696400 events read in total (282562ms).
[14:25:08.916] <TB3>     INFO: 11766800 events read in total (310847ms).
[14:25:37.212] <TB3>     INFO: 12835000 events read in total (339143ms).
[14:26:05.603] <TB3>     INFO: 13905600 events read in total (367534ms).
[14:26:33.856] <TB3>     INFO: 14975600 events read in total (395787ms).
[14:27:02.218] <TB3>     INFO: 16043600 events read in total (424149ms).
[14:27:30.442] <TB3>     INFO: 17112800 events read in total (452373ms).
[14:27:58.831] <TB3>     INFO: 18183800 events read in total (480762ms).
[14:28:27.270] <TB3>     INFO: 19252200 events read in total (509201ms).
[14:28:55.676] <TB3>     INFO: 20320400 events read in total (537607ms).
[14:29:23.990] <TB3>     INFO: 21392200 events read in total (565921ms).
[14:29:52.269] <TB3>     INFO: 22460400 events read in total (594200ms).
[14:30:20.483] <TB3>     INFO: 23528400 events read in total (622414ms).
[14:30:48.837] <TB3>     INFO: 24600200 events read in total (650768ms).
[14:31:17.217] <TB3>     INFO: 25669400 events read in total (679148ms).
[14:31:45.572] <TB3>     INFO: 26737600 events read in total (707503ms).
[14:32:13.840] <TB3>     INFO: 27808400 events read in total (735771ms).
[14:32:42.277] <TB3>     INFO: 28878600 events read in total (764208ms).
[14:33:10.598] <TB3>     INFO: 29946800 events read in total (792529ms).
[14:33:38.982] <TB3>     INFO: 31017000 events read in total (820913ms).
[14:34:07.286] <TB3>     INFO: 32086800 events read in total (849217ms).
[14:34:35.701] <TB3>     INFO: 33154400 events read in total (877632ms).
[14:35:04.134] <TB3>     INFO: 34222800 events read in total (906065ms).
[14:35:32.613] <TB3>     INFO: 35294400 events read in total (934545ms).
[14:36:01.011] <TB3>     INFO: 36362400 events read in total (962942ms).
[14:36:29.290] <TB3>     INFO: 37429800 events read in total (991221ms).
[14:36:57.660] <TB3>     INFO: 38499400 events read in total (1019591ms).
[14:37:26.142] <TB3>     INFO: 39569600 events read in total (1048073ms).
[14:37:54.538] <TB3>     INFO: 40637800 events read in total (1076469ms).
[14:38:22.935] <TB3>     INFO: 41706000 events read in total (1104866ms).
[14:38:51.421] <TB3>     INFO: 42777200 events read in total (1133352ms).
[14:39:19.754] <TB3>     INFO: 43845800 events read in total (1161685ms).
[14:39:48.223] <TB3>     INFO: 44913000 events read in total (1190154ms).
[14:40:16.618] <TB3>     INFO: 45982600 events read in total (1218549ms).
[14:40:45.022] <TB3>     INFO: 47052200 events read in total (1246953ms).
[14:41:13.416] <TB3>     INFO: 48119800 events read in total (1275347ms).
[14:41:41.788] <TB3>     INFO: 49187600 events read in total (1303719ms).
[14:42:10.236] <TB3>     INFO: 50256200 events read in total (1332167ms).
[14:42:38.728] <TB3>     INFO: 51326400 events read in total (1360659ms).
[14:43:07.165] <TB3>     INFO: 52393800 events read in total (1389096ms).
[14:43:35.603] <TB3>     INFO: 53461000 events read in total (1417535ms).
[14:44:04.257] <TB3>     INFO: 54529000 events read in total (1446188ms).
[14:44:32.474] <TB3>     INFO: 55600600 events read in total (1474405ms).
[14:45:00.181] <TB3>     INFO: 56668400 events read in total (1502112ms).
[14:45:28.178] <TB3>     INFO: 57736000 events read in total (1530109ms).
[14:45:56.201] <TB3>     INFO: 58805600 events read in total (1558132ms).
[14:46:03.551] <TB3>     INFO: 59072000 events read in total (1565482ms).
[14:46:03.571] <TB3>     INFO: Test took 1566567ms.
[14:46:03.633] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:03.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:03.763] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:04.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:04.934] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:06.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:06.102] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:07.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:07.272] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:08.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:08.438] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:09.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:09.585] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:10.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:10.759] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:11.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:11.904] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:13.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:13.094] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:14.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:14.283] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:15.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:15.455] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:16.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:16.628] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:17.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:17.803] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:18.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:18.962] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:20.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:20.114] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:21.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:21.290] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:22.472] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453054464
[14:46:22.500] <TB3>     INFO: PixTestScurves::scurves() done 
[14:46:22.500] <TB3>     INFO: Vcal mean:  35.04  35.10  35.06  34.95  35.04  35.03  35.06  35.06  35.13  35.03  35.07  34.97  35.04  35.00  35.05  35.02 
[14:46:22.500] <TB3>     INFO: Vcal RMS:    0.63   0.65   1.03   0.72   0.70   0.91   0.62   0.69   0.78   0.73   0.72   0.70   0.68   0.62   0.69   0.86 
[14:46:22.500] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:46:22.573] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:46:22.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:46:22.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:46:22.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:46:22.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:46:22.574] <TB3>     INFO: ######################################################################
[14:46:22.574] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:46:22.574] <TB3>     INFO: ######################################################################
[14:46:22.577] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:22.920] <TB3>     INFO: Expecting 41600 events.
[14:46:26.967] <TB3>     INFO: 41600 events read in total (3326ms).
[14:46:26.968] <TB3>     INFO: Test took 4391ms.
[14:46:26.976] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:26.976] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:46:26.976] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 75] has eff 0/10
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 75]
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 48, 78] has eff 0/10
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 48, 78]
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 37, 79] has eff 0/10
[14:46:26.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 37, 79]
[14:46:26.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 42, 79] has eff 0/10
[14:46:26.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 42, 79]
[14:46:26.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:46:26.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:46:26.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:46:26.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:46:27.320] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:27.669] <TB3>     INFO: Expecting 41600 events.
[14:46:31.788] <TB3>     INFO: 41600 events read in total (3405ms).
[14:46:31.788] <TB3>     INFO: Test took 4468ms.
[14:46:31.796] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:31.796] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:46:31.796] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.15
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.428
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 186
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.19
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 184
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.365
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.238
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.224
[14:46:31.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.549
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.978
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 186
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.431
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 180
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.204
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 177
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.173
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.437
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.923
[14:46:31.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.013
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.873
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.034
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 177
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:46:31.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:46:31.894] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:32.238] <TB3>     INFO: Expecting 41600 events.
[14:46:36.370] <TB3>     INFO: 41600 events read in total (3417ms).
[14:46:36.370] <TB3>     INFO: Test took 4476ms.
[14:46:36.378] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:36.378] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:46:36.378] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:46:36.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 14
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1295
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 65
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2097
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [15 ,68] phvalue 87
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7507
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 76
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7742
[14:46:36.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9048
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 65
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6221
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 77
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4587
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,61] phvalue 77
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9184
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 78
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.349
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 74
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2573
[14:46:36.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 69
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1307
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 80
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1313
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 85
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1658
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,61] phvalue 83
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7547
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 71
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.4565
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 58
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8906
[14:46:36.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[14:46:36.387] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:46:36.796] <TB3>     INFO: Expecting 2560 events.
[14:46:37.755] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:37.755] <TB3>     INFO: Test took 1368ms.
[14:46:37.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:37.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 15, 68, 1 1
[14:46:38.263] <TB3>     INFO: Expecting 2560 events.
[14:46:39.220] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:39.220] <TB3>     INFO: Test took 1465ms.
[14:46:39.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:39.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 2 2
[14:46:39.729] <TB3>     INFO: Expecting 2560 events.
[14:46:40.685] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:40.686] <TB3>     INFO: Test took 1465ms.
[14:46:40.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:40.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:46:41.194] <TB3>     INFO: Expecting 2560 events.
[14:46:42.151] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:42.152] <TB3>     INFO: Test took 1465ms.
[14:46:42.152] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:42.152] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 4 4
[14:46:42.660] <TB3>     INFO: Expecting 2560 events.
[14:46:43.615] <TB3>     INFO: 2560 events read in total (241ms).
[14:46:43.616] <TB3>     INFO: Test took 1464ms.
[14:46:43.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:43.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 5 5
[14:46:44.124] <TB3>     INFO: Expecting 2560 events.
[14:46:45.082] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:45.082] <TB3>     INFO: Test took 1466ms.
[14:46:45.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:45.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 61, 6 6
[14:46:45.590] <TB3>     INFO: Expecting 2560 events.
[14:46:46.547] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:46.547] <TB3>     INFO: Test took 1466ms.
[14:46:46.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:46.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 7 7
[14:46:47.056] <TB3>     INFO: Expecting 2560 events.
[14:46:48.014] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:48.014] <TB3>     INFO: Test took 1466ms.
[14:46:48.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:48.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:46:48.522] <TB3>     INFO: Expecting 2560 events.
[14:46:49.480] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:49.481] <TB3>     INFO: Test took 1466ms.
[14:46:49.481] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:49.481] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 9 9
[14:46:49.988] <TB3>     INFO: Expecting 2560 events.
[14:46:50.946] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:50.946] <TB3>     INFO: Test took 1465ms.
[14:46:50.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:50.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 10 10
[14:46:51.454] <TB3>     INFO: Expecting 2560 events.
[14:46:52.411] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:52.412] <TB3>     INFO: Test took 1465ms.
[14:46:52.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:52.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:46:52.920] <TB3>     INFO: Expecting 2560 events.
[14:46:53.877] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:53.877] <TB3>     INFO: Test took 1465ms.
[14:46:53.878] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:53.878] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 61, 12 12
[14:46:54.385] <TB3>     INFO: Expecting 2560 events.
[14:46:55.343] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:55.344] <TB3>     INFO: Test took 1466ms.
[14:46:55.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:55.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 13 13
[14:46:55.852] <TB3>     INFO: Expecting 2560 events.
[14:46:56.810] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:56.811] <TB3>     INFO: Test took 1465ms.
[14:46:56.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:56.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 14 14
[14:46:57.318] <TB3>     INFO: Expecting 2560 events.
[14:46:58.277] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:58.277] <TB3>     INFO: Test took 1466ms.
[14:46:58.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:58.278] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[14:46:58.785] <TB3>     INFO: Expecting 2560 events.
[14:46:59.743] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:59.744] <TB3>     INFO: Test took 1466ms.
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC9
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[14:46:59.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:46:59.747] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:00.254] <TB3>     INFO: Expecting 655360 events.
[14:47:11.928] <TB3>     INFO: 655360 events read in total (10959ms).
[14:47:11.940] <TB3>     INFO: Expecting 655360 events.
[14:47:23.464] <TB3>     INFO: 655360 events read in total (10956ms).
[14:47:23.480] <TB3>     INFO: Expecting 655360 events.
[14:47:35.032] <TB3>     INFO: 655360 events read in total (10984ms).
[14:47:35.053] <TB3>     INFO: Expecting 655360 events.
[14:47:46.613] <TB3>     INFO: 655360 events read in total (11000ms).
[14:47:46.638] <TB3>     INFO: Expecting 655360 events.
[14:47:58.204] <TB3>     INFO: 655360 events read in total (11015ms).
[14:47:58.233] <TB3>     INFO: Expecting 655360 events.
[14:48:09.750] <TB3>     INFO: 655360 events read in total (10969ms).
[14:48:09.784] <TB3>     INFO: Expecting 655360 events.
[14:48:21.392] <TB3>     INFO: 655360 events read in total (11063ms).
[14:48:21.429] <TB3>     INFO: Expecting 655360 events.
[14:48:32.886] <TB3>     INFO: 655360 events read in total (10909ms).
[14:48:32.928] <TB3>     INFO: Expecting 655360 events.
[14:48:44.396] <TB3>     INFO: 655360 events read in total (10931ms).
[14:48:44.444] <TB3>     INFO: Expecting 655360 events.
[14:48:55.981] <TB3>     INFO: 655360 events read in total (11011ms).
[14:48:56.031] <TB3>     INFO: Expecting 655360 events.
[14:49:07.590] <TB3>     INFO: 655360 events read in total (11026ms).
[14:49:07.648] <TB3>     INFO: Expecting 655360 events.
[14:49:19.196] <TB3>     INFO: 655360 events read in total (11021ms).
[14:49:19.255] <TB3>     INFO: Expecting 655360 events.
[14:49:30.841] <TB3>     INFO: 655360 events read in total (11059ms).
[14:49:30.903] <TB3>     INFO: Expecting 655360 events.
[14:49:42.464] <TB3>     INFO: 655360 events read in total (11035ms).
[14:49:42.533] <TB3>     INFO: Expecting 655360 events.
[14:49:54.090] <TB3>     INFO: 655360 events read in total (11030ms).
[14:49:54.161] <TB3>     INFO: Expecting 655360 events.
[14:50:05.741] <TB3>     INFO: 655360 events read in total (11054ms).
[14:50:05.840] <TB3>     INFO: Test took 186093ms.
[14:50:05.939] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:06.244] <TB3>     INFO: Expecting 655360 events.
[14:50:17.946] <TB3>     INFO: 655360 events read in total (10987ms).
[14:50:17.957] <TB3>     INFO: Expecting 655360 events.
[14:50:29.504] <TB3>     INFO: 655360 events read in total (10978ms).
[14:50:29.518] <TB3>     INFO: Expecting 655360 events.
[14:50:40.971] <TB3>     INFO: 655360 events read in total (10884ms).
[14:50:40.990] <TB3>     INFO: Expecting 655360 events.
[14:50:52.564] <TB3>     INFO: 655360 events read in total (11003ms).
[14:50:52.588] <TB3>     INFO: Expecting 655360 events.
[14:51:04.130] <TB3>     INFO: 655360 events read in total (10985ms).
[14:51:04.158] <TB3>     INFO: Expecting 655360 events.
[14:51:15.678] <TB3>     INFO: 655360 events read in total (10972ms).
[14:51:15.710] <TB3>     INFO: Expecting 655360 events.
[14:51:27.290] <TB3>     INFO: 655360 events read in total (11028ms).
[14:51:27.326] <TB3>     INFO: Expecting 655360 events.
[14:51:38.904] <TB3>     INFO: 655360 events read in total (11034ms).
[14:51:38.945] <TB3>     INFO: Expecting 655360 events.
[14:51:50.600] <TB3>     INFO: 655360 events read in total (11120ms).
[14:51:50.647] <TB3>     INFO: Expecting 655360 events.
[14:52:02.331] <TB3>     INFO: 655360 events read in total (11146ms).
[14:52:02.380] <TB3>     INFO: Expecting 655360 events.
[14:52:14.080] <TB3>     INFO: 655360 events read in total (11168ms).
[14:52:14.133] <TB3>     INFO: Expecting 655360 events.
[14:52:25.805] <TB3>     INFO: 655360 events read in total (11145ms).
[14:52:25.864] <TB3>     INFO: Expecting 655360 events.
[14:52:37.612] <TB3>     INFO: 655360 events read in total (11222ms).
[14:52:37.674] <TB3>     INFO: Expecting 655360 events.
[14:52:49.397] <TB3>     INFO: 655360 events read in total (11197ms).
[14:52:49.461] <TB3>     INFO: Expecting 655360 events.
[14:53:01.191] <TB3>     INFO: 655360 events read in total (11202ms).
[14:53:01.269] <TB3>     INFO: Expecting 655360 events.
[14:53:12.970] <TB3>     INFO: 655360 events read in total (11175ms).
[14:53:13.046] <TB3>     INFO: Test took 187107ms.
[14:53:13.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:53:13.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:53:13.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:53:13.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:53:13.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:53:13.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:53:13.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:53:13.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:53:13.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:53:13.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:53:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:53:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:53:13.234] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.241] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.249] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.256] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.263] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.270] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.277] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.285] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.292] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.299] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.306] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.313] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.320] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.327] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.334] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.341] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:13.348] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:53:13.378] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C0.dat
[14:53:13.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C1.dat
[14:53:13.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C2.dat
[14:53:13.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C3.dat
[14:53:13.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C4.dat
[14:53:13.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C5.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C6.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C7.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C8.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C9.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C10.dat
[14:53:13.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C11.dat
[14:53:13.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C12.dat
[14:53:13.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C13.dat
[14:53:13.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C14.dat
[14:53:13.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C15.dat
[14:53:13.737] <TB3>     INFO: Expecting 41600 events.
[14:53:17.574] <TB3>     INFO: 41600 events read in total (3122ms).
[14:53:17.575] <TB3>     INFO: Test took 4190ms.
[14:53:18.227] <TB3>     INFO: Expecting 41600 events.
[14:53:22.059] <TB3>     INFO: 41600 events read in total (3117ms).
[14:53:22.060] <TB3>     INFO: Test took 4179ms.
[14:53:22.713] <TB3>     INFO: Expecting 41600 events.
[14:53:26.538] <TB3>     INFO: 41600 events read in total (3110ms).
[14:53:26.539] <TB3>     INFO: Test took 4172ms.
[14:53:26.847] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:26.978] <TB3>     INFO: Expecting 2560 events.
[14:53:27.936] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:27.937] <TB3>     INFO: Test took 1090ms.
[14:53:27.939] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:28.445] <TB3>     INFO: Expecting 2560 events.
[14:53:29.403] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:29.403] <TB3>     INFO: Test took 1464ms.
[14:53:29.405] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:29.912] <TB3>     INFO: Expecting 2560 events.
[14:53:30.869] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:30.869] <TB3>     INFO: Test took 1464ms.
[14:53:30.871] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:31.378] <TB3>     INFO: Expecting 2560 events.
[14:53:32.337] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:32.337] <TB3>     INFO: Test took 1466ms.
[14:53:32.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:32.845] <TB3>     INFO: Expecting 2560 events.
[14:53:33.805] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:33.805] <TB3>     INFO: Test took 1465ms.
[14:53:33.808] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:34.314] <TB3>     INFO: Expecting 2560 events.
[14:53:35.273] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:35.273] <TB3>     INFO: Test took 1465ms.
[14:53:35.275] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:35.782] <TB3>     INFO: Expecting 2560 events.
[14:53:36.739] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:36.740] <TB3>     INFO: Test took 1465ms.
[14:53:36.742] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:37.249] <TB3>     INFO: Expecting 2560 events.
[14:53:38.208] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:38.208] <TB3>     INFO: Test took 1466ms.
[14:53:38.211] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:38.717] <TB3>     INFO: Expecting 2560 events.
[14:53:39.675] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:39.676] <TB3>     INFO: Test took 1465ms.
[14:53:39.678] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:40.183] <TB3>     INFO: Expecting 2560 events.
[14:53:41.141] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:41.142] <TB3>     INFO: Test took 1464ms.
[14:53:41.144] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:41.650] <TB3>     INFO: Expecting 2560 events.
[14:53:42.610] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:42.610] <TB3>     INFO: Test took 1466ms.
[14:53:42.612] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:43.119] <TB3>     INFO: Expecting 2560 events.
[14:53:44.078] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:44.078] <TB3>     INFO: Test took 1466ms.
[14:53:44.080] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:44.589] <TB3>     INFO: Expecting 2560 events.
[14:53:45.549] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:45.549] <TB3>     INFO: Test took 1469ms.
[14:53:45.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:46.059] <TB3>     INFO: Expecting 2560 events.
[14:53:47.017] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:47.018] <TB3>     INFO: Test took 1466ms.
[14:53:47.020] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:47.526] <TB3>     INFO: Expecting 2560 events.
[14:53:48.485] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:48.486] <TB3>     INFO: Test took 1466ms.
[14:53:48.489] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:48.994] <TB3>     INFO: Expecting 2560 events.
[14:53:49.953] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:49.953] <TB3>     INFO: Test took 1464ms.
[14:53:49.956] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:50.462] <TB3>     INFO: Expecting 2560 events.
[14:53:51.420] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:51.421] <TB3>     INFO: Test took 1465ms.
[14:53:51.422] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:51.930] <TB3>     INFO: Expecting 2560 events.
[14:53:52.888] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:52.888] <TB3>     INFO: Test took 1466ms.
[14:53:52.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:53.397] <TB3>     INFO: Expecting 2560 events.
[14:53:54.354] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:54.355] <TB3>     INFO: Test took 1465ms.
[14:53:54.357] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:54.863] <TB3>     INFO: Expecting 2560 events.
[14:53:55.822] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:55.823] <TB3>     INFO: Test took 1466ms.
[14:53:55.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:56.331] <TB3>     INFO: Expecting 2560 events.
[14:53:57.291] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:57.291] <TB3>     INFO: Test took 1466ms.
[14:53:57.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:57.801] <TB3>     INFO: Expecting 2560 events.
[14:53:58.759] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:58.759] <TB3>     INFO: Test took 1466ms.
[14:53:58.762] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:59.269] <TB3>     INFO: Expecting 2560 events.
[14:54:00.227] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:00.227] <TB3>     INFO: Test took 1466ms.
[14:54:00.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:00.735] <TB3>     INFO: Expecting 2560 events.
[14:54:01.694] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:01.694] <TB3>     INFO: Test took 1465ms.
[14:54:01.697] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:02.203] <TB3>     INFO: Expecting 2560 events.
[14:54:03.162] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:03.162] <TB3>     INFO: Test took 1466ms.
[14:54:03.164] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:03.671] <TB3>     INFO: Expecting 2560 events.
[14:54:04.629] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:04.629] <TB3>     INFO: Test took 1465ms.
[14:54:04.632] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:05.138] <TB3>     INFO: Expecting 2560 events.
[14:54:06.099] <TB3>     INFO: 2560 events read in total (246ms).
[14:54:06.099] <TB3>     INFO: Test took 1467ms.
[14:54:06.102] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:06.608] <TB3>     INFO: Expecting 2560 events.
[14:54:07.566] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:07.567] <TB3>     INFO: Test took 1466ms.
[14:54:07.569] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:08.075] <TB3>     INFO: Expecting 2560 events.
[14:54:09.036] <TB3>     INFO: 2560 events read in total (246ms).
[14:54:09.036] <TB3>     INFO: Test took 1467ms.
[14:54:09.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:09.544] <TB3>     INFO: Expecting 2560 events.
[14:54:10.503] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:10.504] <TB3>     INFO: Test took 1466ms.
[14:54:10.506] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:11.012] <TB3>     INFO: Expecting 2560 events.
[14:54:11.972] <TB3>     INFO: 2560 events read in total (246ms).
[14:54:11.973] <TB3>     INFO: Test took 1467ms.
[14:54:11.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:12.481] <TB3>     INFO: Expecting 2560 events.
[14:54:13.441] <TB3>     INFO: 2560 events read in total (245ms).
[14:54:13.441] <TB3>     INFO: Test took 1466ms.
[14:54:14.458] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:54:14.458] <TB3>     INFO: PH scale (per ROC):    74  81  79  75  79  81  81  79  74  77  75  77  79  81  79  80
[14:54:14.458] <TB3>     INFO: PH offset (per ROC):  185 161 173 187 180 171 170 173 176 179 173 165 166 174 189 170
[14:54:14.634] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:54:14.637] <TB3>     INFO: ######################################################################
[14:54:14.637] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:54:14.637] <TB3>     INFO: ######################################################################
[14:54:14.637] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:54:14.649] <TB3>     INFO: scanning low vcal = 10
[14:54:14.993] <TB3>     INFO: Expecting 41600 events.
[14:54:18.721] <TB3>     INFO: 41600 events read in total (3013ms).
[14:54:18.722] <TB3>     INFO: Test took 4073ms.
[14:54:18.724] <TB3>     INFO: scanning low vcal = 20
[14:54:19.230] <TB3>     INFO: Expecting 41600 events.
[14:54:22.948] <TB3>     INFO: 41600 events read in total (3003ms).
[14:54:22.948] <TB3>     INFO: Test took 4224ms.
[14:54:22.950] <TB3>     INFO: scanning low vcal = 30
[14:54:23.457] <TB3>     INFO: Expecting 41600 events.
[14:54:27.177] <TB3>     INFO: 41600 events read in total (3006ms).
[14:54:27.177] <TB3>     INFO: Test took 4227ms.
[14:54:27.179] <TB3>     INFO: scanning low vcal = 40
[14:54:27.683] <TB3>     INFO: Expecting 41600 events.
[14:54:31.922] <TB3>     INFO: 41600 events read in total (3524ms).
[14:54:31.923] <TB3>     INFO: Test took 4744ms.
[14:54:31.925] <TB3>     INFO: scanning low vcal = 50
[14:54:32.348] <TB3>     INFO: Expecting 41600 events.
[14:54:36.602] <TB3>     INFO: 41600 events read in total (3539ms).
[14:54:36.603] <TB3>     INFO: Test took 4677ms.
[14:54:36.606] <TB3>     INFO: scanning low vcal = 60
[14:54:37.030] <TB3>     INFO: Expecting 41600 events.
[14:54:41.247] <TB3>     INFO: 41600 events read in total (3502ms).
[14:54:41.248] <TB3>     INFO: Test took 4642ms.
[14:54:41.251] <TB3>     INFO: scanning low vcal = 70
[14:54:41.674] <TB3>     INFO: Expecting 41600 events.
[14:54:45.902] <TB3>     INFO: 41600 events read in total (3513ms).
[14:54:45.902] <TB3>     INFO: Test took 4651ms.
[14:54:45.906] <TB3>     INFO: scanning low vcal = 80
[14:54:46.332] <TB3>     INFO: Expecting 41600 events.
[14:54:50.559] <TB3>     INFO: 41600 events read in total (3512ms).
[14:54:50.559] <TB3>     INFO: Test took 4653ms.
[14:54:50.562] <TB3>     INFO: scanning low vcal = 90
[14:54:50.989] <TB3>     INFO: Expecting 41600 events.
[14:54:55.206] <TB3>     INFO: 41600 events read in total (3502ms).
[14:54:55.207] <TB3>     INFO: Test took 4645ms.
[14:54:55.210] <TB3>     INFO: scanning low vcal = 100
[14:54:55.632] <TB3>     INFO: Expecting 41600 events.
[14:55:00.068] <TB3>     INFO: 41600 events read in total (3721ms).
[14:55:00.069] <TB3>     INFO: Test took 4859ms.
[14:55:00.073] <TB3>     INFO: scanning low vcal = 110
[14:55:00.496] <TB3>     INFO: Expecting 41600 events.
[14:55:04.814] <TB3>     INFO: 41600 events read in total (3600ms).
[14:55:04.815] <TB3>     INFO: Test took 4741ms.
[14:55:04.818] <TB3>     INFO: scanning low vcal = 120
[14:55:05.239] <TB3>     INFO: Expecting 41600 events.
[14:55:09.634] <TB3>     INFO: 41600 events read in total (3681ms).
[14:55:09.635] <TB3>     INFO: Test took 4817ms.
[14:55:09.640] <TB3>     INFO: scanning low vcal = 130
[14:55:10.041] <TB3>     INFO: Expecting 41600 events.
[14:55:14.366] <TB3>     INFO: 41600 events read in total (3611ms).
[14:55:14.367] <TB3>     INFO: Test took 4727ms.
[14:55:14.374] <TB3>     INFO: scanning low vcal = 140
[14:55:14.786] <TB3>     INFO: Expecting 41600 events.
[14:55:19.006] <TB3>     INFO: 41600 events read in total (3506ms).
[14:55:19.007] <TB3>     INFO: Test took 4633ms.
[14:55:19.010] <TB3>     INFO: scanning low vcal = 150
[14:55:19.433] <TB3>     INFO: Expecting 41600 events.
[14:55:23.657] <TB3>     INFO: 41600 events read in total (3509ms).
[14:55:23.658] <TB3>     INFO: Test took 4648ms.
[14:55:23.661] <TB3>     INFO: scanning low vcal = 160
[14:55:24.087] <TB3>     INFO: Expecting 41600 events.
[14:55:28.301] <TB3>     INFO: 41600 events read in total (3499ms).
[14:55:28.302] <TB3>     INFO: Test took 4641ms.
[14:55:28.305] <TB3>     INFO: scanning low vcal = 170
[14:55:28.728] <TB3>     INFO: Expecting 41600 events.
[14:55:32.957] <TB3>     INFO: 41600 events read in total (3514ms).
[14:55:32.957] <TB3>     INFO: Test took 4652ms.
[14:55:32.962] <TB3>     INFO: scanning low vcal = 180
[14:55:33.386] <TB3>     INFO: Expecting 41600 events.
[14:55:37.635] <TB3>     INFO: 41600 events read in total (3533ms).
[14:55:37.636] <TB3>     INFO: Test took 4674ms.
[14:55:37.639] <TB3>     INFO: scanning low vcal = 190
[14:55:38.061] <TB3>     INFO: Expecting 41600 events.
[14:55:42.331] <TB3>     INFO: 41600 events read in total (3555ms).
[14:55:42.332] <TB3>     INFO: Test took 4693ms.
[14:55:42.335] <TB3>     INFO: scanning low vcal = 200
[14:55:42.758] <TB3>     INFO: Expecting 41600 events.
[14:55:47.005] <TB3>     INFO: 41600 events read in total (3532ms).
[14:55:47.006] <TB3>     INFO: Test took 4671ms.
[14:55:47.009] <TB3>     INFO: scanning low vcal = 210
[14:55:47.431] <TB3>     INFO: Expecting 41600 events.
[14:55:51.682] <TB3>     INFO: 41600 events read in total (3535ms).
[14:55:51.683] <TB3>     INFO: Test took 4674ms.
[14:55:51.687] <TB3>     INFO: scanning low vcal = 220
[14:55:52.109] <TB3>     INFO: Expecting 41600 events.
[14:55:56.367] <TB3>     INFO: 41600 events read in total (3543ms).
[14:55:56.367] <TB3>     INFO: Test took 4680ms.
[14:55:56.370] <TB3>     INFO: scanning low vcal = 230
[14:55:56.793] <TB3>     INFO: Expecting 41600 events.
[14:56:01.045] <TB3>     INFO: 41600 events read in total (3537ms).
[14:56:01.046] <TB3>     INFO: Test took 4676ms.
[14:56:01.049] <TB3>     INFO: scanning low vcal = 240
[14:56:01.471] <TB3>     INFO: Expecting 41600 events.
[14:56:05.717] <TB3>     INFO: 41600 events read in total (3531ms).
[14:56:05.717] <TB3>     INFO: Test took 4668ms.
[14:56:05.720] <TB3>     INFO: scanning low vcal = 250
[14:56:06.141] <TB3>     INFO: Expecting 41600 events.
[14:56:10.394] <TB3>     INFO: 41600 events read in total (3538ms).
[14:56:10.395] <TB3>     INFO: Test took 4675ms.
[14:56:10.399] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:56:10.820] <TB3>     INFO: Expecting 41600 events.
[14:56:15.065] <TB3>     INFO: 41600 events read in total (3530ms).
[14:56:15.065] <TB3>     INFO: Test took 4666ms.
[14:56:15.068] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:56:15.494] <TB3>     INFO: Expecting 41600 events.
[14:56:19.749] <TB3>     INFO: 41600 events read in total (3540ms).
[14:56:19.750] <TB3>     INFO: Test took 4682ms.
[14:56:19.753] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:56:20.175] <TB3>     INFO: Expecting 41600 events.
[14:56:24.428] <TB3>     INFO: 41600 events read in total (3538ms).
[14:56:24.429] <TB3>     INFO: Test took 4676ms.
[14:56:24.432] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:56:24.854] <TB3>     INFO: Expecting 41600 events.
[14:56:29.135] <TB3>     INFO: 41600 events read in total (3566ms).
[14:56:29.136] <TB3>     INFO: Test took 4704ms.
[14:56:29.139] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:56:29.561] <TB3>     INFO: Expecting 41600 events.
[14:56:33.847] <TB3>     INFO: 41600 events read in total (3572ms).
[14:56:33.847] <TB3>     INFO: Test took 4708ms.
[14:56:34.382] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:56:34.384] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:56:34.385] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:56:34.386] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:56:34.386] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:56:34.386] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:56:34.386] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:56:34.386] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:56:34.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:56:34.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:56:34.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:56:34.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:57:14.098] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:57:14.098] <TB3>     INFO: non-linearity mean:  0.962 0.963 0.961 0.960 0.963 0.966 0.963 0.958 0.968 0.959 0.961 0.958 0.960 0.964 0.962 0.967
[14:57:14.098] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.006 0.005 0.005 0.006 0.005 0.005 0.005 0.006 0.007 0.005 0.004 0.006 0.004
[14:57:14.098] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:57:14.123] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:57:14.147] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:57:14.170] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:57:14.193] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:57:14.216] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:57:14.240] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:57:14.263] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:57:14.285] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:57:14.308] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:57:14.331] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:57:14.354] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:57:14.378] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:57:14.401] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:57:14.424] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:57:14.447] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-21_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:57:14.470] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:57:14.470] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:57:14.478] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:57:14.478] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:57:14.481] <TB3>     INFO: ######################################################################
[14:57:14.481] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:57:14.481] <TB3>     INFO: ######################################################################
[14:57:14.483] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:57:14.493] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:57:14.493] <TB3>     INFO:     run 1 of 1
[14:57:14.493] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:14.836] <TB3>     INFO: Expecting 3120000 events.
[14:58:02.366] <TB3>     INFO: 1245250 events read in total (46815ms).
[14:58:51.670] <TB3>     INFO: 2487410 events read in total (96120ms).
[14:59:15.561] <TB3>     INFO: 3120000 events read in total (120011ms).
[14:59:15.608] <TB3>     INFO: Test took 121116ms.
[14:59:15.693] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:15.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:17.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:18.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:20.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:21.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:23.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:24.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:26.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:27.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:29.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:30.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:32.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:33.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:34.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:36.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:37.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:39.368] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397385728
[14:59:39.400] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:59:39.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.9351, RMS = 1.69221
[14:59:39.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[14:59:39.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:59:39.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.076, RMS = 2.32644
[14:59:39.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.5696, RMS = 1.80444
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.9731, RMS = 1.94422
[14:59:39.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.3193, RMS = 2.02758
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.9561, RMS = 2.17831
[14:59:39.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.7468, RMS = 1.35352
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.2072, RMS = 1.56778
[14:59:39.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.2047, RMS = 1.53186
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.2494, RMS = 1.70562
[14:59:39.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.8528, RMS = 1.64267
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.8805, RMS = 1.34786
[14:59:39.410] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.8498, RMS = 1.50481
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.1214, RMS = 1.80462
[14:59:39.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.2469, RMS = 1.38688
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.9545, RMS = 1.69334
[14:59:39.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 86.316, RMS = 2.44601
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 99
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.8387, RMS = 2.13462
[14:59:39.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 96
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.135, RMS = 1803.58
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 9096
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.5057, RMS = 1.65207
[14:59:39.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.0938, RMS = 1.4409
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.1189, RMS = 1.82204
[14:59:39.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 69.3777, RMS = 1.90721
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 79
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.1728, RMS = 1.85324
[14:59:39.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 78
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1292, RMS = 1.32043
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.6524, RMS = 1.78703
[14:59:39.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.2567, RMS = 1.82477
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.9516, RMS = 2.53544
[14:59:39.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.4914, RMS = 1.30705
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.2419, RMS = 1.14811
[14:59:39.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[14:59:39.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:59:39.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.5598, RMS = 1.92343
[14:59:39.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[14:59:39.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:59:39.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.2251, RMS = 2.15563
[14:59:39.422] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[14:59:39.424] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:59:39.425] <TB3>     INFO: number of dead bumps (per ROC):     0    1    0    1    4    1    0    0    0    0    2    0    0    0    0    0
[14:59:39.425] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:59:39.520] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:59:39.520] <TB3>     INFO: enter test to run
[14:59:39.520] <TB3>     INFO:   test:  no parameter change
[14:59:39.521] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:59:39.522] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[14:59:39.522] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[14:59:39.522] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:59:40.082] <TB3>    QUIET: Connection to board 24 closed.
[14:59:40.083] <TB3>     INFO: pXar: this is the end, my friend
[14:59:40.083] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
