module decrease_clock(clk_in, clk_out);
input clk_in;
output clk_out;
reg clk_count[31:0];
initial begin	
	clk_count = 0;
end






endmodule
