#!/usr/bin/env python3

from amaranth import *
from amaranth.back.verilog import convert

from maia_hdl.dma import DmaWrite

def main():
    with open('dut.v', 'w') as f:
        m = DmaWrite()
        f.write(convert(
            m, name='dut', ports=m.ports(), emit_src=False))

if __name__ == '__main__':
    main()

