// Seed: 3904937632
module module_0 #(
    parameter id_1 = 32'd56
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output supply1 id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  logic id_14[-1 : id_1] = id_9;
  assign id_13 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd2
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  wire [id_2 : &  -1] id_3;
  wire [id_1 : id_2  ^  ( "" & "" )] id_4;
  assign id_1 = id_2;
  wire id_5;
  ;
  wire id_6 = ~id_3;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3,
      id_5
  );
endmodule
