
main.elf:     Dateiformat elf32-avr

Sektionen:
Idx Name          GrÃ¶ÃŸe     VMA       LMA       Datei-Off Ausr.
  0 .text         00000994  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00000994  00000a28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000043  00800070  00800070  00000a38  2**0
                  ALLOC
  3 .stab         00008694  00000000  00000000  00000a38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000259e  00000000  00000000  000090cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0000b66a  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	e7 c1       	rjmp	.+974    	; 0x3d6 <__vector_3>
   8:	9a c1       	rjmp	.+820    	; 0x33e <__vector_4>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	bb c0       	rjmp	.+374    	; 0x18a <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	0a c2       	rjmp	.+1044   	; 0x432 <__vector_14>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e4 e9       	ldi	r30, 0x94	; 148
  3a:	f9 e0       	ldi	r31, 0x09	; 9
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a0 37       	cpi	r26, 0x70	; 112
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	a0 e7       	ldi	r26, 0x70	; 112
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a3 3b       	cpi	r26, 0xB3	; 179
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	44 d0       	rcall	.+136    	; 0xe2 <main>
  5a:	9a c4       	rjmp	.+2356   	; 0x990 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <lineCorrection>:
#define MIN_SPEED 40

unsigned int switches;

inline int lineCorrection(int ldata)
{
  5e:	4f 92       	push	r4
  60:	5f 92       	push	r5
  62:	6f 92       	push	r6
  64:	7f 92       	push	r7
  66:	8f 92       	push	r8
  68:	9f 92       	push	r9
  6a:	af 92       	push	r10
  6c:	bf 92       	push	r11
  6e:	cf 92       	push	r12
  70:	df 92       	push	r13
  72:	ef 92       	push	r14
  74:	ff 92       	push	r15
	// only use for right line data (in my case)
	float x = ldata / 1024.0;
  76:	bc 01       	movw	r22, r24
  78:	88 27       	eor	r24, r24
  7a:	77 fd       	sbrc	r23, 7
  7c:	80 95       	com	r24
  7e:	98 2f       	mov	r25, r24
  80:	55 d3       	rcall	.+1706   	; 0x72c <__floatsisf>
  82:	6b 01       	movw	r12, r22
  84:	7c 01       	movw	r14, r24
  86:	20 e0       	ldi	r18, 0x00	; 0
  88:	30 e0       	ldi	r19, 0x00	; 0
  8a:	40 e8       	ldi	r20, 0x80	; 128
  8c:	5a e3       	ldi	r21, 0x3A	; 58
  8e:	da d3       	rcall	.+1972   	; 0x844 <__mulsf3>
  90:	4b 01       	movw	r8, r22
  92:	5c 01       	movw	r10, r24
	return ldata + FAULT * 4 * x * (x - 1);
  94:	20 e0       	ldi	r18, 0x00	; 0
  96:	30 e0       	ldi	r19, 0x00	; 0
  98:	4a e7       	ldi	r20, 0x7A	; 122
  9a:	54 e4       	ldi	r21, 0x44	; 68
  9c:	d3 d3       	rcall	.+1958   	; 0x844 <__mulsf3>
  9e:	2b 01       	movw	r4, r22
  a0:	3c 01       	movw	r6, r24
  a2:	20 e0       	ldi	r18, 0x00	; 0
  a4:	30 e0       	ldi	r19, 0x00	; 0
  a6:	40 e8       	ldi	r20, 0x80	; 128
  a8:	5f e3       	ldi	r21, 0x3F	; 63
  aa:	c5 01       	movw	r24, r10
  ac:	b4 01       	movw	r22, r8
  ae:	a6 d2       	rcall	.+1356   	; 0x5fc <__subsf3>
  b0:	9b 01       	movw	r18, r22
  b2:	ac 01       	movw	r20, r24
  b4:	c3 01       	movw	r24, r6
  b6:	b2 01       	movw	r22, r4
  b8:	c5 d3       	rcall	.+1930   	; 0x844 <__mulsf3>
  ba:	9b 01       	movw	r18, r22
  bc:	ac 01       	movw	r20, r24
  be:	c7 01       	movw	r24, r14
  c0:	b6 01       	movw	r22, r12
  c2:	9d d2       	rcall	.+1338   	; 0x5fe <__addsf3>
  c4:	00 d3       	rcall	.+1536   	; 0x6c6 <__fixsfsi>
}
  c6:	cb 01       	movw	r24, r22
  c8:	ff 90       	pop	r15
  ca:	ef 90       	pop	r14
  cc:	df 90       	pop	r13
  ce:	cf 90       	pop	r12
  d0:	bf 90       	pop	r11
  d2:	af 90       	pop	r10
  d4:	9f 90       	pop	r9
  d6:	8f 90       	pop	r8
  d8:	7f 90       	pop	r7
  da:	6f 90       	pop	r6
  dc:	5f 90       	pop	r5
  de:	4f 90       	pop	r4
  e0:	08 95       	ret

000000e2 <main>:
	//return MIN_SPEED + (MAX_SPEED - MIN_SPEED)*x*x;
	return light;
}

int main(void)
{
  e2:	cf 93       	push	r28
  e4:	df 93       	push	r29
  e6:	00 d0       	rcall	.+0      	; 0xe8 <main+0x6>
  e8:	00 d0       	rcall	.+0      	; 0xea <main+0x8>
  ea:	cd b7       	in	r28, 0x3d	; 61
  ec:	de b7       	in	r29, 0x3e	; 62
	Init();
  ee:	e8 d0       	rcall	.+464    	; 0x2c0 <Init>

	unsigned int linData[2];
	FrontLED(ON);
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	05 d2       	rcall	.+1034   	; 0x4fe <FrontLED>
	while (1)
	{
		unsigned short SerDelay = 2;
		LineData(linData);
  f4:	ce 01       	movw	r24, r28
  f6:	01 96       	adiw	r24, 0x01	; 1
  f8:	c3 d1       	rcall	.+902    	; 0x480 <LineData>
		SerPrint("a,");
  fa:	84 e6       	ldi	r24, 0x64	; 100
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	35 d2       	rcall	.+1130   	; 0x56a <SerPrint>
		Msleep(SerDelay);
 100:	82 e0       	ldi	r24, 0x02	; 2
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	68 d2       	rcall	.+1232   	; 0x5d6 <Msleep>
		PrintInt(linData[LEFT]);
 106:	89 81       	ldd	r24, Y+1	; 0x01
 108:	9a 81       	ldd	r25, Y+2	; 0x02
 10a:	41 d2       	rcall	.+1154   	; 0x58e <PrintInt>
		Msleep(SerDelay);
 10c:	82 e0       	ldi	r24, 0x02	; 2
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	62 d2       	rcall	.+1220   	; 0x5d6 <Msleep>
		SerPrint(",");
 112:	85 e6       	ldi	r24, 0x65	; 101
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	29 d2       	rcall	.+1106   	; 0x56a <SerPrint>
		Msleep(SerDelay);
 118:	82 e0       	ldi	r24, 0x02	; 2
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	5c d2       	rcall	.+1208   	; 0x5d6 <Msleep>
		PrintInt(lineCorrection(linData[RIGHT]));
 11e:	8b 81       	ldd	r24, Y+3	; 0x03
 120:	9c 81       	ldd	r25, Y+4	; 0x04
 122:	9d df       	rcall	.-198    	; 0x5e <lineCorrection>
 124:	34 d2       	rcall	.+1128   	; 0x58e <PrintInt>
		Msleep(SerDelay);
 126:	82 e0       	ldi	r24, 0x02	; 2
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	55 d2       	rcall	.+1194   	; 0x5d6 <Msleep>
		SerPrint("\n");
 12c:	87 e6       	ldi	r24, 0x67	; 103
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	1c d2       	rcall	.+1080   	; 0x56a <SerPrint>
 132:	e0 cf       	rjmp	.-64     	; 0xf4 <main+0x12>

00000134 <timer0_overflow>:
#include <avr/interrupt.h> // ISR(), cli(), sei()

static volatile func_struct set_srv[MAX_SERVICES];
char initialized = 0;

void timer0_overflow(void) {
 134:	1f 93       	push	r17
 136:	cf 93       	push	r28
 138:	df 93       	push	r29
	int i;
	for (i=0; i<MAX_SERVICES; i++) {
 13a:	c0 e0       	ldi	r28, 0x00	; 0
 13c:	d0 e0       	ldi	r29, 0x00	; 0
		if (set_srv[i].fp != NULL) {
 13e:	16 e0       	ldi	r17, 0x06	; 6
 140:	1c 9f       	mul	r17, r28
 142:	f0 01       	movw	r30, r0
 144:	1d 9f       	mul	r17, r29
 146:	f0 0d       	add	r31, r0
 148:	11 24       	eor	r1, r1
 14a:	e0 59       	subi	r30, 0x90	; 144
 14c:	ff 4f       	sbci	r31, 0xFF	; 255
 14e:	80 81       	ld	r24, Z
 150:	91 81       	ldd	r25, Z+1	; 0x01
 152:	89 2b       	or	r24, r25
 154:	91 f0       	breq	.+36     	; 0x17a <timer0_overflow+0x46>
			set_srv[i].counter++;
 156:	84 81       	ldd	r24, Z+4	; 0x04
 158:	95 81       	ldd	r25, Z+5	; 0x05
 15a:	01 96       	adiw	r24, 0x01	; 1
 15c:	95 83       	std	Z+5, r25	; 0x05
 15e:	84 83       	std	Z+4, r24	; 0x04
			if (set_srv[i].interval == set_srv[i].counter) {
 160:	22 81       	ldd	r18, Z+2	; 0x02
 162:	33 81       	ldd	r19, Z+3	; 0x03
 164:	84 81       	ldd	r24, Z+4	; 0x04
 166:	95 81       	ldd	r25, Z+5	; 0x05
 168:	28 17       	cp	r18, r24
 16a:	39 07       	cpc	r19, r25
 16c:	31 f4       	brne	.+12     	; 0x17a <timer0_overflow+0x46>
				set_srv[i].counter = 0;
 16e:	15 82       	std	Z+5, r1	; 0x05
 170:	14 82       	std	Z+4, r1	; 0x04
				(*set_srv[i].fp)();
 172:	01 90       	ld	r0, Z+
 174:	f0 81       	ld	r31, Z
 176:	e0 2d       	mov	r30, r0
 178:	09 95       	icall
static volatile func_struct set_srv[MAX_SERVICES];
char initialized = 0;

void timer0_overflow(void) {
	int i;
	for (i=0; i<MAX_SERVICES; i++) {
 17a:	21 96       	adiw	r28, 0x01	; 1
 17c:	c5 30       	cpi	r28, 0x05	; 5
 17e:	d1 05       	cpc	r29, r1
 180:	f9 f6       	brne	.-66     	; 0x140 <timer0_overflow+0xc>
				set_srv[i].counter = 0;
				(*set_srv[i].fp)();
			}
		}
	}
}
 182:	df 91       	pop	r29
 184:	cf 91       	pop	r28
 186:	1f 91       	pop	r17
 188:	08 95       	ret

0000018a <__vector_9>:

ISR(TIMER0_OVF_vect){ timer0_overflow(); }
 18a:	1f 92       	push	r1
 18c:	0f 92       	push	r0
 18e:	0f b6       	in	r0, 0x3f	; 63
 190:	0f 92       	push	r0
 192:	11 24       	eor	r1, r1
 194:	2f 93       	push	r18
 196:	3f 93       	push	r19
 198:	4f 93       	push	r20
 19a:	5f 93       	push	r21
 19c:	6f 93       	push	r22
 19e:	7f 93       	push	r23
 1a0:	8f 93       	push	r24
 1a2:	9f 93       	push	r25
 1a4:	af 93       	push	r26
 1a6:	bf 93       	push	r27
 1a8:	ef 93       	push	r30
 1aa:	ff 93       	push	r31
 1ac:	c3 df       	rcall	.-122    	; 0x134 <timer0_overflow>
 1ae:	ff 91       	pop	r31
 1b0:	ef 91       	pop	r30
 1b2:	bf 91       	pop	r27
 1b4:	af 91       	pop	r26
 1b6:	9f 91       	pop	r25
 1b8:	8f 91       	pop	r24
 1ba:	7f 91       	pop	r23
 1bc:	6f 91       	pop	r22
 1be:	5f 91       	pop	r21
 1c0:	4f 91       	pop	r20
 1c2:	3f 91       	pop	r19
 1c4:	2f 91       	pop	r18
 1c6:	0f 90       	pop	r0
 1c8:	0f be       	out	0x3f, r0	; 63
 1ca:	0f 90       	pop	r0
 1cc:	1f 90       	pop	r1
 1ce:	18 95       	reti

000001d0 <IsrStandard>:
		_BV(ADLAR) | _BV(REFS0) | WHEEL_RIGHT,	// AVCC reference with external capacitor
		_BV(ADLAR) | _BV(REFS0) | WHEEL_LEFT,	// AVCC reference with external capacitor
	};
	// Vielleicht hat Rakke ja Recht: 
	// ADCL muss zuerst gelesen werden! Sonst können sich zwei Wandlungen überschneiden.
   	unsigned int sensor = ADCL | (ADCH << 8);	
 1d0:	84 b1       	in	r24, 0x04	; 4
 1d2:	25 b1       	in	r18, 0x05	; 5
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	92 2b       	or	r25, r18
	adcValue[adc_cnt]=sensor;
 1d8:	20 91 92 00 	lds	r18, 0x0092
 1dc:	30 91 93 00 	lds	r19, 0x0093
 1e0:	a9 01       	movw	r20, r18
 1e2:	44 0f       	add	r20, r20
 1e4:	55 1f       	adc	r21, r21
 1e6:	fa 01       	movw	r30, r20
 1e8:	ec 56       	subi	r30, 0x6C	; 108
 1ea:	ff 4f       	sbci	r31, 0xFF	; 255
 1ec:	91 83       	std	Z+1, r25	; 0x01
 1ee:	80 83       	st	Z, r24
	
	if(autoencode)		// Aus Kompatibilitätsgründen wird autoencode weiter benutzt
 1f0:	60 91 a6 00 	lds	r22, 0x00A6
 1f4:	70 91 a7 00 	lds	r23, 0x00A7
 1f8:	67 2b       	or	r22, r23
 1fa:	c1 f1       	breq	.+112    	; 0x26c <IsrStandard+0x9c>
	{
		if(adc_cnt<2) { // WHEEL_RIGHT || WHEEL_LEFT
 1fc:	22 30       	cpi	r18, 0x02	; 2
 1fe:	31 05       	cpc	r19, r1
 200:	ac f5       	brge	.+106    	; 0x26c <IsrStandard+0x9c>
	    	int s=(sensor >> 8); 
 202:	69 2f       	mov	r22, r25
 204:	77 27       	eor	r23, r23
		    // In avg wird ein gleitender Mittelwert mitgeführt: a(n+1) = 0.75*a(n)+0.25*s
		    avg[adc_cnt] += (s-avg[adc_cnt])>>2; 
 206:	fa 01       	movw	r30, r20
 208:	e2 57       	subi	r30, 0x72	; 114
 20a:	ff 4f       	sbci	r31, 0xFF	; 255
 20c:	a0 81       	ld	r26, Z
 20e:	b1 81       	ldd	r27, Z+1	; 0x01
 210:	cb 01       	movw	r24, r22
 212:	8a 1b       	sub	r24, r26
 214:	9b 0b       	sbc	r25, r27
 216:	95 95       	asr	r25
 218:	87 95       	ror	r24
 21a:	95 95       	asr	r25
 21c:	87 95       	ror	r24
 21e:	8a 0f       	add	r24, r26
 220:	9b 1f       	adc	r25, r27
 222:	91 83       	std	Z+1, r25	; 0x01
 224:	80 83       	st	Z, r24
		
			// Schneidet die aktuelle Sensorkurve den gleitenden Mittelwert? Konkret:
		    // Weicht der aktuelle Sensorwert um mehr als +/- 2 vom gleitenden Mittelwert ab? 
		    if (sign[adc_cnt]*(s-avg[adc_cnt]) > 2) 
 226:	da 01       	movw	r26, r20
 228:	a0 5a       	subi	r26, 0xA0	; 160
 22a:	bf 4f       	sbci	r27, 0xFF	; 255
 22c:	4d 91       	ld	r20, X+
 22e:	5c 91       	ld	r21, X
 230:	11 97       	sbiw	r26, 0x01	; 1
 232:	68 1b       	sub	r22, r24
 234:	79 0b       	sbc	r23, r25
 236:	46 9f       	mul	r20, r22
 238:	f0 01       	movw	r30, r0
 23a:	47 9f       	mul	r20, r23
 23c:	f0 0d       	add	r31, r0
 23e:	56 9f       	mul	r21, r22
 240:	f0 0d       	add	r31, r0
 242:	11 24       	eor	r1, r1
 244:	33 97       	sbiw	r30, 0x03	; 3
 246:	54 f1       	brlt	.+84     	; 0x29c <IsrStandard+0xcc>
		    { 
		       // Dann zähle einen Tick weiter. 
		       // Und nächster Tick erst wieder bei -/+ 2 Abweichung vom gleitenden Mittelwert. 
		       encoder[adc_cnt^RIGHT]++; 
 248:	f9 01       	movw	r30, r18
 24a:	61 e0       	ldi	r22, 0x01	; 1
 24c:	e6 27       	eor	r30, r22
 24e:	ee 0f       	add	r30, r30
 250:	ff 1f       	adc	r31, r31
 252:	e8 55       	subi	r30, 0x58	; 88
 254:	ff 4f       	sbci	r31, 0xFF	; 255
 256:	80 81       	ld	r24, Z
 258:	91 81       	ldd	r25, Z+1	; 0x01
 25a:	01 96       	adiw	r24, 0x01	; 1
 25c:	91 83       	std	Z+1, r25	; 0x01
 25e:	80 83       	st	Z, r24
		       sign[adc_cnt] = -sign [adc_cnt]; 
 260:	51 95       	neg	r21
 262:	41 95       	neg	r20
 264:	51 09       	sbc	r21, r1
 266:	4d 93       	st	X+, r20
 268:	5c 93       	st	X, r21
 26a:	18 c0       	rjmp	.+48     	; 0x29c <IsrStandard+0xcc>
		    } 
		}
	}
	
	if(adc_cnt==SWITCH) {
 26c:	24 30       	cpi	r18, 0x04	; 4
 26e:	31 05       	cpc	r19, r1
 270:	a9 f4       	brne	.+42     	; 0x29c <IsrStandard+0xcc>
		switched=switched || sensor<(MY_SWITCH_THRESHHOLD<<6);	// Es wurde (ganz sicher) eine Taste gedrückt
 272:	40 91 a2 00 	lds	r20, 0x00A2
 276:	50 91 a3 00 	lds	r21, 0x00A3
 27a:	45 2b       	or	r20, r21
 27c:	49 f4       	brne	.+18     	; 0x290 <IsrStandard+0xc0>
 27e:	51 e0       	ldi	r21, 0x01	; 1
 280:	40 e0       	ldi	r20, 0x00	; 0
 282:	80 38       	cpi	r24, 0x80	; 128
 284:	9c 4f       	sbci	r25, 0xFC	; 252
 286:	08 f0       	brcs	.+2      	; 0x28a <IsrStandard+0xba>
 288:	50 e0       	ldi	r21, 0x00	; 0
 28a:	85 2f       	mov	r24, r21
 28c:	94 2f       	mov	r25, r20
 28e:	02 c0       	rjmp	.+4      	; 0x294 <IsrStandard+0xc4>
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	90 93 a3 00 	sts	0x00A3, r25
 298:	80 93 a2 00 	sts	0x00A2, r24
	}
	
	ADMUX = mux[adc_cnt];
 29c:	f9 01       	movw	r30, r18
 29e:	e7 59       	subi	r30, 0x97	; 151
 2a0:	ff 4f       	sbci	r31, 0xFF	; 255
 2a2:	80 81       	ld	r24, Z
 2a4:	87 b9       	out	0x07, r24	; 7
	adc_cnt=(adc_cnt+1) % sizeof(mux);
 2a6:	80 91 92 00 	lds	r24, 0x0092
 2aa:	90 91 93 00 	lds	r25, 0x0093
 2ae:	01 96       	adiw	r24, 0x01	; 1
 2b0:	66 e0       	ldi	r22, 0x06	; 6
 2b2:	70 e0       	ldi	r23, 0x00	; 0
 2b4:	2a d3       	rcall	.+1620   	; 0x90a <__udivmodhi4>
 2b6:	90 93 93 00 	sts	0x0093, r25
 2ba:	80 93 92 00 	sts	0x0092, r24
 2be:	08 95       	ret

000002c0 <Init>:
  TCCR2B = _BV(CS20);
  // interrupt on timer overflow
  TIMSK2 |= _BV(TOIE2); 
#else
  // fast PWM, set OC2A on compare match, clear OC2A at bottom, clk/1
  TCCR2 = _BV(WGM20) | _BV(WGM21) | _BV(COM20) | _BV(COM21) | _BV(CS20);
 2c0:	89 e7       	ldi	r24, 0x79	; 121
 2c2:	85 bd       	out	0x25, r24	; 37
  // interrupt on timer overflow
  TIMSK |= _BV(TOIE2); 
 2c4:	89 b7       	in	r24, 0x39	; 57
 2c6:	80 64       	ori	r24, 0x40	; 64
 2c8:	89 bf       	out	0x39, r24	; 57
#endif
  // 36kHz carrier/timer
  OCR2  = 0x91;
 2ca:	81 e9       	ldi	r24, 0x91	; 145
 2cc:	83 bd       	out	0x23, r24	; 35
   UBRR0L = (uint8_t)(F_CPU/(BAUD_RATE*16L)-1);
   UBRR0H = (F_CPU/(BAUD_RATE*16L)-1) >> 8;
   UCSR0B = (1<<RXEN0) | (1<<TXEN0);
   UCSR0C = (1<<UCSZ00) | (1<<UCSZ01);
#else
  UBRRH = (((F_CPU/BAUD_RATE)/16)-1)>>8; 	// set baud rate
 2ce:	10 bc       	out	0x20, r1	; 32
  UBRRL = (((F_CPU/BAUD_RATE)/16)-1);
 2d0:	8f ec       	ldi	r24, 0xCF	; 207
 2d2:	89 b9       	out	0x09, r24	; 9
  UCSRB = (1<<RXEN)|(1<<TXEN);  // enable Rx & Tx
 2d4:	88 e1       	ldi	r24, 0x18	; 24
 2d6:	8a b9       	out	0x0a, r24	; 10
  UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);  // config USART; 8N1
 2d8:	86 e8       	ldi	r24, 0x86	; 134
 2da:	80 bd       	out	0x20, r24	; 32
    Port B: Seriell Senden; Richtungsvorgabe Motor links; Takt fuer die
            Geschwindigkeit beider Motoren; Grueneanteil-Status-LED
    Port D: Richtungsvorgabe Motor rechts; Vordere LED;
            Odometrie-LED (Radsensor); Rotanteil-Status-LED
  */
  DDRB = IRTX | RIGHT_DIR | PWM | GREEN_LED;
 2dc:	8f e3       	ldi	r24, 0x3F	; 63
 2de:	87 bb       	out	0x17, r24	; 23
  DDRD = LEFT_DIR | FRONT_LED | ODOMETRIE_LED | RED_LED | SWITCHES;  // Port-Bits als Output
 2e0:	8c ef       	ldi	r24, 0xFC	; 252
 2e2:	81 bb       	out	0x11, r24	; 17

  /*
    PWM-Kanaele OC1A und OC1B auf 8-Bit einstellen.
    Sie werden fuer die Geschwindigkeitsvorgaben der Motoren benutzt.
  */
  TCCR1A = _BV(WGM10) | _BV(COM1A1) | _BV(COM1B1);
 2e4:	81 ea       	ldi	r24, 0xA1	; 161
 2e6:	8f bd       	out	0x2f, r24	; 47
  TCCR1B = _BV(CS11);                 // tmr1-Timer mit MCU-Takt/8 betreiben.
 2e8:	82 e0       	ldi	r24, 0x02	; 2
 2ea:	8e bd       	out	0x2e, r24	; 46
    Sonstige Vorbereitungen.
    - Alle LED's ausschalten
    - Motoren stoppen und schon mal auf Vorwaerts einstellen.
    - Globale Variable autoencoder ausschalten.
  */
  FrontLED (OFF);
 2ec:	80 e0       	ldi	r24, 0x00	; 0
 2ee:	07 d1       	rcall	.+526    	; 0x4fe <FrontLED>
  BackLED (ON, ON);
 2f0:	61 e0       	ldi	r22, 0x01	; 1
 2f2:	81 e0       	ldi	r24, 0x01	; 1
 2f4:	0d d1       	rcall	.+538    	; 0x510 <BackLED>
  BackLED (OFF, OFF);
 2f6:	60 e0       	ldi	r22, 0x00	; 0
 2f8:	80 e0       	ldi	r24, 0x00	; 0
 2fa:	0a d1       	rcall	.+532    	; 0x510 <BackLED>
  StatusLED (GREEN);
 2fc:	81 e0       	ldi	r24, 0x01	; 1
 2fe:	ed d0       	rcall	.+474    	; 0x4da <StatusLED>
  SWITCH_ON; 
 300:	93 9a       	sbi	0x12, 3	; 18

  MotorDir (FWD, FWD);
 302:	60 e2       	ldi	r22, 0x20	; 32
 304:	80 e2       	ldi	r24, 0x20	; 32
 306:	1e d1       	rcall	.+572    	; 0x544 <MotorDir>
  MotorSpeed (0, 0);
 308:	60 e0       	ldi	r22, 0x00	; 0
 30a:	80 e0       	ldi	r24, 0x00	; 0
 30c:	14 d1       	rcall	.+552    	; 0x536 <MotorSpeed>

  autoencode = FALSE;
 30e:	10 92 a7 00 	sts	0x00A7, r1
 312:	10 92 a6 00 	sts	0x00A6, r1

  Ovr2IntFunc = 0;
 316:	10 92 ae 00 	sts	0x00AE, r1
 31a:	10 92 ad 00 	sts	0x00AD, r1
  AdcIntFunc = IsrStandard;
 31e:	88 ee       	ldi	r24, 0xE8	; 232
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	90 93 a5 00 	sts	0x00A5, r25
 326:	80 93 a4 00 	sts	0x00A4, r24
  
  /*
   * Vorbereitung für WHEEL-Interrupts (Encoder)
    Port C als Input => dadurch gehen die Back-LED aus ...
  */
  DDRC &= ~ (_BV(PC0) | _BV(PC1));
 32a:	84 b3       	in	r24, 0x14	; 20
 32c:	8c 7f       	andi	r24, 0xFC	; 252
 32e:	84 bb       	out	0x14, r24	; 20

  /*
    ... aber nun koennen die LED's am Rad eingeschaltet werden, und die
        Sensoren koennen gemessen werden.
  */
  ODOMETRIE_LED_ON;
 330:	97 9a       	sbi	0x12, 7	; 18

  /*
    Linken Odometrie-Sensor auswaehlen. (AVCC ref. with external capacitor)
  */
  ADMUX = _BV(ADLAR) | _BV(REFS0) | WHEEL_LEFT;
 332:	81 e6       	ldi	r24, 0x61	; 97
 334:	87 b9       	out	0x07, r24	; 7
  /*
    AD-Wandler einschalten, Parameter einstellen und Starten. (clk/128)
    Startet den ADC im 'free running'-Mode (ADFR). Das heisst, der Wandler
    nach einer Messung automatisch wieder neu startet.
  */
  ADCSRA = _BV(ADEN) | _BV(ADFR) | _BV(ADIE) | _BV(ADSC) | _BV(ADPS0) | _BV(ADPS1) | _BV(ADPS2);
 336:	8f ee       	ldi	r24, 0xEF	; 239
 338:	86 b9       	out	0x06, r24	; 6
  
  /*
    Funktion zum ALLGEMEINEN ZULASSEN von Interrupts.
  */
  sei ();
 33a:	78 94       	sei
 33c:	08 95       	ret

0000033e <__vector_4>:

  \par  Beispiel:
  (Nicht vorhanden)
*****************************************************************************/
SIGNAL (TIMER2_OVF_vect)
{
 33e:	1f 92       	push	r1
 340:	0f 92       	push	r0
 342:	0f b6       	in	r0, 0x3f	; 63
 344:	0f 92       	push	r0
 346:	11 24       	eor	r1, r1
 348:	2f 93       	push	r18
 34a:	3f 93       	push	r19
 34c:	4f 93       	push	r20
 34e:	5f 93       	push	r21
 350:	6f 93       	push	r22
 352:	7f 93       	push	r23
 354:	8f 93       	push	r24
 356:	9f 93       	push	r25
 358:	af 93       	push	r26
 35a:	bf 93       	push	r27
 35c:	ef 93       	push	r30
 35e:	ff 93       	push	r31
  TCNT2 += 0x25;
 360:	84 b5       	in	r24, 0x24	; 36
 362:	8b 5d       	subi	r24, 0xDB	; 219
 364:	84 bd       	out	0x24, r24	; 36
  count36kHz ++;
 366:	80 91 ac 00 	lds	r24, 0x00AC
 36a:	8f 5f       	subi	r24, 0xFF	; 255
 36c:	80 93 ac 00 	sts	0x00AC, r24
  if (!count36kHz)
 370:	80 91 ac 00 	lds	r24, 0x00AC
 374:	81 11       	cpse	r24, r1
 376:	13 c0       	rjmp	.+38     	; 0x39e <__vector_4+0x60>
    timebase ++;
 378:	80 91 af 00 	lds	r24, 0x00AF
 37c:	90 91 b0 00 	lds	r25, 0x00B0
 380:	a0 91 b1 00 	lds	r26, 0x00B1
 384:	b0 91 b2 00 	lds	r27, 0x00B2
 388:	01 96       	adiw	r24, 0x01	; 1
 38a:	a1 1d       	adc	r26, r1
 38c:	b1 1d       	adc	r27, r1
 38e:	80 93 af 00 	sts	0x00AF, r24
 392:	90 93 b0 00 	sts	0x00B0, r25
 396:	a0 93 b1 00 	sts	0x00B1, r26
 39a:	b0 93 b2 00 	sts	0x00B2, r27
  if (Ovr2IntFunc)
 39e:	80 91 ad 00 	lds	r24, 0x00AD
 3a2:	90 91 ae 00 	lds	r25, 0x00AE
 3a6:	89 2b       	or	r24, r25
 3a8:	29 f0       	breq	.+10     	; 0x3b4 <__vector_4+0x76>
    Ovr2IntFunc();
 3aa:	e0 91 ad 00 	lds	r30, 0x00AD
 3ae:	f0 91 ae 00 	lds	r31, 0x00AE
 3b2:	09 95       	icall
}
 3b4:	ff 91       	pop	r31
 3b6:	ef 91       	pop	r30
 3b8:	bf 91       	pop	r27
 3ba:	af 91       	pop	r26
 3bc:	9f 91       	pop	r25
 3be:	8f 91       	pop	r24
 3c0:	7f 91       	pop	r23
 3c2:	6f 91       	pop	r22
 3c4:	5f 91       	pop	r21
 3c6:	4f 91       	pop	r20
 3c8:	3f 91       	pop	r19
 3ca:	2f 91       	pop	r18
 3cc:	0f 90       	pop	r0
 3ce:	0f be       	out	0x3f, r0	; 63
 3d0:	0f 90       	pop	r0
 3d2:	1f 90       	pop	r1
 3d4:	18 95       	reti

000003d6 <__vector_3>:
#if defined(__AVR_ATmega168__)
SIGNAL(TIMER2_COMPA_vect)
#else
SIGNAL(TIMER2_COMP_vect) 
#endif
{
 3d6:	1f 92       	push	r1
 3d8:	0f 92       	push	r0
 3da:	0f b6       	in	r0, 0x3f	; 63
 3dc:	0f 92       	push	r0
 3de:	11 24       	eor	r1, r1
 3e0:	8f 93       	push	r24
 3e2:	9f 93       	push	r25
 3e4:	af 93       	push	r26
 3e6:	bf 93       	push	r27
	count36kHz++;
 3e8:	80 91 ac 00 	lds	r24, 0x00AC
 3ec:	8f 5f       	subi	r24, 0xFF	; 255
 3ee:	80 93 ac 00 	sts	0x00AC, r24
  if (!count36kHz)
 3f2:	80 91 ac 00 	lds	r24, 0x00AC
 3f6:	81 11       	cpse	r24, r1
 3f8:	13 c0       	rjmp	.+38     	; 0x420 <__vector_3+0x4a>
    timebase ++;
 3fa:	80 91 af 00 	lds	r24, 0x00AF
 3fe:	90 91 b0 00 	lds	r25, 0x00B0
 402:	a0 91 b1 00 	lds	r26, 0x00B1
 406:	b0 91 b2 00 	lds	r27, 0x00B2
 40a:	01 96       	adiw	r24, 0x01	; 1
 40c:	a1 1d       	adc	r26, r1
 40e:	b1 1d       	adc	r27, r1
 410:	80 93 af 00 	sts	0x00AF, r24
 414:	90 93 b0 00 	sts	0x00B0, r25
 418:	a0 93 b1 00 	sts	0x00B1, r26
 41c:	b0 93 b2 00 	sts	0x00B2, r27
}
 420:	bf 91       	pop	r27
 422:	af 91       	pop	r26
 424:	9f 91       	pop	r25
 426:	8f 91       	pop	r24
 428:	0f 90       	pop	r0
 42a:	0f be       	out	0x3f, r0	; 63
 42c:	0f 90       	pop	r0
 42e:	1f 90       	pop	r1
 430:	18 95       	reti

00000432 <__vector_14>:

  \par  Beispiel:
  (Nicht vorhanden)
*****************************************************************************/
SIGNAL (ADC_vect)
{
 432:	1f 92       	push	r1
 434:	0f 92       	push	r0
 436:	0f b6       	in	r0, 0x3f	; 63
 438:	0f 92       	push	r0
 43a:	11 24       	eor	r1, r1
 43c:	2f 93       	push	r18
 43e:	3f 93       	push	r19
 440:	4f 93       	push	r20
 442:	5f 93       	push	r21
 444:	6f 93       	push	r22
 446:	7f 93       	push	r23
 448:	8f 93       	push	r24
 44a:	9f 93       	push	r25
 44c:	af 93       	push	r26
 44e:	bf 93       	push	r27
 450:	ef 93       	push	r30
 452:	ff 93       	push	r31
    AdcIntFunc();
 454:	e0 91 a4 00 	lds	r30, 0x00A4
 458:	f0 91 a5 00 	lds	r31, 0x00A5
 45c:	09 95       	icall
}
 45e:	ff 91       	pop	r31
 460:	ef 91       	pop	r30
 462:	bf 91       	pop	r27
 464:	af 91       	pop	r26
 466:	9f 91       	pop	r25
 468:	8f 91       	pop	r24
 46a:	7f 91       	pop	r23
 46c:	6f 91       	pop	r22
 46e:	5f 91       	pop	r21
 470:	4f 91       	pop	r20
 472:	3f 91       	pop	r19
 474:	2f 91       	pop	r18
 476:	0f 90       	pop	r0
 478:	0f be       	out	0x3f, r0	; 63
 47a:	0f 90       	pop	r0
 47c:	1f 90       	pop	r1
 47e:	18 95       	reti

00000480 <LineData>:
    tu_das ();                // rechter Sensor < 50
  \endcode
*****************************************************************************/
void  LineData (
  unsigned int  *data)
{
 480:	cf 93       	push	r28
 482:	df 93       	push	r29
 484:	ec 01       	movw	r28, r24
  /*
     Linken Linien-Sensor lesen
  */
  data[LEFT] = ReadADC(IR_LEFT, 0);
 486:	60 e0       	ldi	r22, 0x00	; 0
 488:	70 e0       	ldi	r23, 0x00	; 0
 48a:	83 e0       	ldi	r24, 0x03	; 3
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	0c d0       	rcall	.+24     	; 0x4a8 <ReadADC>
 490:	99 83       	std	Y+1, r25	; 0x01
 492:	88 83       	st	Y, r24
  /*
     Rechten Linien-Sensor lesen
  */
  data[RIGHT] = ReadADC(IR_RIGHT, 0);
 494:	60 e0       	ldi	r22, 0x00	; 0
 496:	70 e0       	ldi	r23, 0x00	; 0
 498:	82 e0       	ldi	r24, 0x02	; 2
 49a:	90 e0       	ldi	r25, 0x00	; 0
 49c:	05 d0       	rcall	.+10     	; 0x4a8 <ReadADC>
 49e:	9b 83       	std	Y+3, r25	; 0x03
 4a0:	8a 83       	std	Y+2, r24	; 0x02
}
 4a2:	df 91       	pop	r29
 4a4:	cf 91       	pop	r28
 4a6:	08 95       	ret

000004a8 <ReadADC>:
  \return
  10 Bit A/D Wert (Bereich 0..1023)
*****************************************************************************/

unsigned int ReadADC(unsigned int mux, unsigned int sleep)
{  
 4a8:	cf 93       	push	r28
 4aa:	df 93       	push	r29
 4ac:	ec 01       	movw	r28, r24
	unsigned int adc;

	if (sleep)
 4ae:	61 15       	cp	r22, r1
 4b0:	71 05       	cpc	r23, r1
 4b2:	11 f0       	breq	.+4      	; 0x4b8 <ReadADC+0x10>
		Sleep(sleep);
 4b4:	86 2f       	mov	r24, r22
 4b6:	87 d0       	rcall	.+270    	; 0x5c6 <Sleep>
	cli();
 4b8:	f8 94       	cli
	adc=adcValue[mux];
 4ba:	fe 01       	movw	r30, r28
 4bc:	ee 0f       	add	r30, r30
 4be:	ff 1f       	adc	r31, r31
 4c0:	ec 56       	subi	r30, 0x6C	; 108
 4c2:	ff 4f       	sbci	r31, 0xFF	; 255
 4c4:	80 81       	ld	r24, Z
 4c6:	91 81       	ldd	r25, Z+1	; 0x01
	sei();
 4c8:	78 94       	sei
	
	return adc>>6;
}
 4ca:	26 e0       	ldi	r18, 0x06	; 6
 4cc:	96 95       	lsr	r25
 4ce:	87 95       	ror	r24
 4d0:	2a 95       	dec	r18
 4d2:	e1 f7       	brne	.-8      	; 0x4cc <ReadADC+0x24>
 4d4:	df 91       	pop	r29
 4d6:	cf 91       	pop	r28
 4d8:	08 95       	ret

000004da <StatusLED>:
  \endcode
*****************************************************************************/
void StatusLED (
  unsigned char color)
{
  if (color == OFF)
 4da:	81 11       	cpse	r24, r1
 4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <StatusLED+0x8>
  {
    GREEN_LED_OFF;
 4de:	c0 98       	cbi	0x18, 0	; 24
 4e0:	03 c0       	rjmp	.+6      	; 0x4e8 <StatusLED+0xe>
    RED_LED_OFF;
  }
  if (color == GREEN)
 4e2:	81 30       	cpi	r24, 0x01	; 1
 4e4:	19 f4       	brne	.+6      	; 0x4ec <StatusLED+0x12>
  {
    GREEN_LED_ON;
 4e6:	c0 9a       	sbi	0x18, 0	; 24
    RED_LED_OFF;
 4e8:	92 98       	cbi	0x12, 2	; 18
 4ea:	08 95       	ret
  }
  if (color == YELLOW)
 4ec:	83 30       	cpi	r24, 0x03	; 3
 4ee:	11 f4       	brne	.+4      	; 0x4f4 <StatusLED+0x1a>
  {
    GREEN_LED_ON;
 4f0:	c0 9a       	sbi	0x18, 0	; 24
 4f2:	03 c0       	rjmp	.+6      	; 0x4fa <StatusLED+0x20>
    RED_LED_ON;
  }
  if (color == RED)
 4f4:	82 30       	cpi	r24, 0x02	; 2
 4f6:	11 f4       	brne	.+4      	; 0x4fc <StatusLED+0x22>
  {
    GREEN_LED_OFF;
 4f8:	c0 98       	cbi	0x18, 0	; 24
    RED_LED_ON;
 4fa:	92 9a       	sbi	0x12, 2	; 18
 4fc:	08 95       	ret

000004fe <FrontLED>:
  \endcode
*****************************************************************************/
void FrontLED (
  unsigned char status)
{
  PORTD = (PORTD &~(1 << PD6)) | (status << PD6);
 4fe:	22 b3       	in	r18, 0x12	; 18
 500:	30 e4       	ldi	r19, 0x40	; 64
 502:	83 9f       	mul	r24, r19
 504:	c0 01       	movw	r24, r0
 506:	11 24       	eor	r1, r1
 508:	2f 7b       	andi	r18, 0xBF	; 191
 50a:	28 2b       	or	r18, r24
 50c:	22 bb       	out	0x12, r18	; 18
 50e:	08 95       	ret

00000510 <BackLED>:
*****************************************************************************/
void BackLED (
  unsigned char left,
  unsigned char right)
{
  if (left || right)
 510:	81 11       	cpse	r24, r1
 512:	04 c0       	rjmp	.+8      	; 0x51c <BackLED+0xc>
 514:	61 11       	cpse	r22, r1
 516:	02 c0       	rjmp	.+4      	; 0x51c <BackLED+0xc>
    PORTD &= ~(1 << PD7);               // Rad-LED's OFF
    DDRC |= (1 << PC0) | (1 << PC1);    // Port als Output => KEINE Odometrie
    PORTC |= (1 << PC0) | (1 << PC1);
  }
  if (!left)
    PORTC &= ~(1 << PC1);
 518:	a9 98       	cbi	0x15, 1	; 21
 51a:	09 c0       	rjmp	.+18     	; 0x52e <BackLED+0x1e>
  unsigned char left,
  unsigned char right)
{
  if (left || right)
  {
    PORTD &= ~(1 << PD7);               // Rad-LED's OFF
 51c:	97 98       	cbi	0x12, 7	; 18
    DDRC |= (1 << PC0) | (1 << PC1);    // Port als Output => KEINE Odometrie
 51e:	94 b3       	in	r25, 0x14	; 20
 520:	93 60       	ori	r25, 0x03	; 3
 522:	94 bb       	out	0x14, r25	; 20
    PORTC |= (1 << PC0) | (1 << PC1);
 524:	95 b3       	in	r25, 0x15	; 21
 526:	93 60       	ori	r25, 0x03	; 3
 528:	95 bb       	out	0x15, r25	; 21
  }
  if (!left)
 52a:	88 23       	and	r24, r24
 52c:	a9 f3       	breq	.-22     	; 0x518 <BackLED+0x8>
    PORTC &= ~(1 << PC1);
  if (!right)
 52e:	61 11       	cpse	r22, r1
 530:	01 c0       	rjmp	.+2      	; 0x534 <BackLED+0x24>
    PORTC &= ~(1 << PC0);
 532:	a8 98       	cbi	0x15, 0	; 21
 534:	08 95       	ret

00000536 <MotorSpeed>:
*****************************************************************************/
void MotorSpeed (
  unsigned char left_speed,
  unsigned char right_speed)
{
  OCR1A = left_speed;
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	9b bd       	out	0x2b, r25	; 43
 53a:	8a bd       	out	0x2a, r24	; 42
  OCR1B = right_speed;
 53c:	70 e0       	ldi	r23, 0x00	; 0
 53e:	79 bd       	out	0x29, r23	; 41
 540:	68 bd       	out	0x28, r22	; 40
 542:	08 95       	ret

00000544 <MotorDir>:
*****************************************************************************/
void MotorDir (
  unsigned char left_dir,
  unsigned char right_dir)
{
  PORTD = (PORTD &~ ((1 << PD4) | (1 << PD5))) | left_dir;
 544:	92 b3       	in	r25, 0x12	; 18
 546:	9f 7c       	andi	r25, 0xCF	; 207
 548:	98 2b       	or	r25, r24
 54a:	92 bb       	out	0x12, r25	; 18
  PORTB = (PORTB &~ ((1 << PB4) | (1 << PB5))) | right_dir;
 54c:	88 b3       	in	r24, 0x18	; 24
 54e:	8f 7c       	andi	r24, 0xCF	; 207
 550:	68 2b       	or	r22, r24
 552:	68 bb       	out	0x18, r22	; 24
 554:	08 95       	ret

00000556 <UartPutc>:
  \endcode
*****************************************************************************/
void UartPutc (
  unsigned char zeichen)
{
  UCSRB  = 0x08;                        // enable transmitter
 556:	98 e0       	ldi	r25, 0x08	; 8
 558:	9a b9       	out	0x0a, r25	; 10
  UCSRA |= 0x40;                        // clear transmitter flag
 55a:	5e 9a       	sbi	0x0b, 6	; 11
  while (!(UCSRA & 0x20))               // wait for empty transmit buffer
 55c:	5d 9b       	sbis	0x0b, 5	; 11
 55e:	fe cf       	rjmp	.-4      	; 0x55c <UartPutc+0x6>
    ;
  UDR = zeichen;
 560:	8c b9       	out	0x0c, r24	; 12
  while (!(UCSRA & 0x40))               // Wait for transmit complete flag (TXC)
 562:	5e 9b       	sbis	0x0b, 6	; 11
 564:	fe cf       	rjmp	.-4      	; 0x562 <UartPutc+0xc>
    ;
  UCSRB  = 0x00;                        // disable transmitter / powersave
 566:	1a b8       	out	0x0a, r1	; 10
 568:	08 95       	ret

0000056a <SerPrint>:
  SerPrint ("Hallo ASURO!\r\n");
  \endcode
*****************************************************************************/
void SerPrint (
  char *data)
{
 56a:	1f 93       	push	r17
 56c:	cf 93       	push	r28
 56e:	df 93       	push	r29
 570:	ec 01       	movw	r28, r24
  unsigned char i = 0;
 572:	10 e0       	ldi	r17, 0x00	; 0

  while (data [i] != 0x00)
 574:	fe 01       	movw	r30, r28
 576:	e1 0f       	add	r30, r17
 578:	f1 1d       	adc	r31, r1
 57a:	80 81       	ld	r24, Z
 57c:	88 23       	and	r24, r24
 57e:	19 f0       	breq	.+6      	; 0x586 <SerPrint+0x1c>
    UartPutc (data [i++]);
 580:	1f 5f       	subi	r17, 0xFF	; 255
 582:	e9 df       	rcall	.-46     	; 0x556 <UartPutc>
 584:	f7 cf       	rjmp	.-18     	; 0x574 <SerPrint+0xa>
}
 586:	df 91       	pop	r29
 588:	cf 91       	pop	r28
 58a:	1f 91       	pop	r17
 58c:	08 95       	ret

0000058e <PrintInt>:
  }
  \endcode
*****************************************************************************/
void PrintInt (
  int wert)
{
 58e:	cf 93       	push	r28
 590:	df 93       	push	r29
 592:	cd b7       	in	r28, 0x3d	; 61
 594:	de b7       	in	r29, 0x3e	; 62
 596:	27 97       	sbiw	r28, 0x07	; 7
 598:	0f b6       	in	r0, 0x3f	; 63
 59a:	f8 94       	cli
 59c:	de bf       	out	0x3e, r29	; 62
 59e:	0f be       	out	0x3f, r0	; 63
 5a0:	cd bf       	out	0x3d, r28	; 61
  char text [7];                        // "-12345"

  itoa (wert, text, 10);
 5a2:	4a e0       	ldi	r20, 0x0A	; 10
 5a4:	50 e0       	ldi	r21, 0x00	; 0
 5a6:	be 01       	movw	r22, r28
 5a8:	6f 5f       	subi	r22, 0xFF	; 255
 5aa:	7f 4f       	sbci	r23, 0xFF	; 255
 5ac:	c2 d1       	rcall	.+900    	; 0x932 <itoa>
  SerPrint (text);
 5ae:	ce 01       	movw	r24, r28
 5b0:	01 96       	adiw	r24, 0x01	; 1
 5b2:	db df       	rcall	.-74     	; 0x56a <SerPrint>
}
 5b4:	27 96       	adiw	r28, 0x07	; 7
 5b6:	0f b6       	in	r0, 0x3f	; 63
 5b8:	f8 94       	cli
 5ba:	de bf       	out	0x3e, r29	; 62
 5bc:	0f be       	out	0x3f, r0	; 63
 5be:	cd bf       	out	0x3d, r28	; 61
 5c0:	df 91       	pop	r29
 5c2:	cf 91       	pop	r28
 5c4:	08 95       	ret

000005c6 <Sleep>:
  \endcode
*****************************************************************************/
void Sleep (
  unsigned char time36kHz)
{
  unsigned char ziel = (time36kHz + count36kHz) & 0x00FF;
 5c6:	90 91 ac 00 	lds	r25, 0x00AC
 5ca:	98 0f       	add	r25, r24

  while (count36kHz != ziel)
 5cc:	80 91 ac 00 	lds	r24, 0x00AC
 5d0:	89 13       	cpse	r24, r25
 5d2:	fc cf       	rjmp	.-8      	; 0x5cc <Sleep+0x6>
    ;
}
 5d4:	08 95       	ret

000005d6 <Msleep>:
  Msleep (1500);
  \endcode
*****************************************************************************/
void Msleep (
  unsigned int ms)
{
 5d6:	0f 93       	push	r16
 5d8:	1f 93       	push	r17
 5da:	cf 93       	push	r28
 5dc:	df 93       	push	r29
 5de:	8c 01       	movw	r16, r24
  unsigned int z;
  for (z = 0; z < ms; z++)
 5e0:	c0 e0       	ldi	r28, 0x00	; 0
 5e2:	d0 e0       	ldi	r29, 0x00	; 0
 5e4:	c0 17       	cp	r28, r16
 5e6:	d1 07       	cpc	r29, r17
 5e8:	21 f0       	breq	.+8      	; 0x5f2 <Msleep+0x1c>
    Sleep (36);
 5ea:	84 e2       	ldi	r24, 0x24	; 36
 5ec:	ec df       	rcall	.-40     	; 0x5c6 <Sleep>
*****************************************************************************/
void Msleep (
  unsigned int ms)
{
  unsigned int z;
  for (z = 0; z < ms; z++)
 5ee:	21 96       	adiw	r28, 0x01	; 1
 5f0:	f9 cf       	rjmp	.-14     	; 0x5e4 <Msleep+0xe>
    Sleep (36);
}
 5f2:	df 91       	pop	r29
 5f4:	cf 91       	pop	r28
 5f6:	1f 91       	pop	r17
 5f8:	0f 91       	pop	r16
 5fa:	08 95       	ret

000005fc <__subsf3>:
 5fc:	50 58       	subi	r21, 0x80	; 128

000005fe <__addsf3>:
 5fe:	bb 27       	eor	r27, r27
 600:	aa 27       	eor	r26, r26
 602:	0e d0       	rcall	.+28     	; 0x620 <__addsf3x>
 604:	e5 c0       	rjmp	.+458    	; 0x7d0 <__fp_round>
 606:	d6 d0       	rcall	.+428    	; 0x7b4 <__fp_pscA>
 608:	30 f0       	brcs	.+12     	; 0x616 <__addsf3+0x18>
 60a:	db d0       	rcall	.+438    	; 0x7c2 <__fp_pscB>
 60c:	20 f0       	brcs	.+8      	; 0x616 <__addsf3+0x18>
 60e:	31 f4       	brne	.+12     	; 0x61c <__addsf3+0x1e>
 610:	9f 3f       	cpi	r25, 0xFF	; 255
 612:	11 f4       	brne	.+4      	; 0x618 <__addsf3+0x1a>
 614:	1e f4       	brtc	.+6      	; 0x61c <__addsf3+0x1e>
 616:	cb c0       	rjmp	.+406    	; 0x7ae <__fp_nan>
 618:	0e f4       	brtc	.+2      	; 0x61c <__addsf3+0x1e>
 61a:	e0 95       	com	r30
 61c:	e7 fb       	bst	r30, 7
 61e:	c1 c0       	rjmp	.+386    	; 0x7a2 <__fp_inf>

00000620 <__addsf3x>:
 620:	e9 2f       	mov	r30, r25
 622:	e7 d0       	rcall	.+462    	; 0x7f2 <__fp_split3>
 624:	80 f3       	brcs	.-32     	; 0x606 <__addsf3+0x8>
 626:	ba 17       	cp	r27, r26
 628:	62 07       	cpc	r22, r18
 62a:	73 07       	cpc	r23, r19
 62c:	84 07       	cpc	r24, r20
 62e:	95 07       	cpc	r25, r21
 630:	18 f0       	brcs	.+6      	; 0x638 <__addsf3x+0x18>
 632:	71 f4       	brne	.+28     	; 0x650 <__addsf3x+0x30>
 634:	9e f5       	brtc	.+102    	; 0x69c <__addsf3x+0x7c>
 636:	ff c0       	rjmp	.+510    	; 0x836 <__fp_zero>
 638:	0e f4       	brtc	.+2      	; 0x63c <__addsf3x+0x1c>
 63a:	e0 95       	com	r30
 63c:	0b 2e       	mov	r0, r27
 63e:	ba 2f       	mov	r27, r26
 640:	a0 2d       	mov	r26, r0
 642:	0b 01       	movw	r0, r22
 644:	b9 01       	movw	r22, r18
 646:	90 01       	movw	r18, r0
 648:	0c 01       	movw	r0, r24
 64a:	ca 01       	movw	r24, r20
 64c:	a0 01       	movw	r20, r0
 64e:	11 24       	eor	r1, r1
 650:	ff 27       	eor	r31, r31
 652:	59 1b       	sub	r21, r25
 654:	99 f0       	breq	.+38     	; 0x67c <__addsf3x+0x5c>
 656:	59 3f       	cpi	r21, 0xF9	; 249
 658:	50 f4       	brcc	.+20     	; 0x66e <__addsf3x+0x4e>
 65a:	50 3e       	cpi	r21, 0xE0	; 224
 65c:	68 f1       	brcs	.+90     	; 0x6b8 <__addsf3x+0x98>
 65e:	1a 16       	cp	r1, r26
 660:	f0 40       	sbci	r31, 0x00	; 0
 662:	a2 2f       	mov	r26, r18
 664:	23 2f       	mov	r18, r19
 666:	34 2f       	mov	r19, r20
 668:	44 27       	eor	r20, r20
 66a:	58 5f       	subi	r21, 0xF8	; 248
 66c:	f3 cf       	rjmp	.-26     	; 0x654 <__addsf3x+0x34>
 66e:	46 95       	lsr	r20
 670:	37 95       	ror	r19
 672:	27 95       	ror	r18
 674:	a7 95       	ror	r26
 676:	f0 40       	sbci	r31, 0x00	; 0
 678:	53 95       	inc	r21
 67a:	c9 f7       	brne	.-14     	; 0x66e <__addsf3x+0x4e>
 67c:	7e f4       	brtc	.+30     	; 0x69c <__addsf3x+0x7c>
 67e:	1f 16       	cp	r1, r31
 680:	ba 0b       	sbc	r27, r26
 682:	62 0b       	sbc	r22, r18
 684:	73 0b       	sbc	r23, r19
 686:	84 0b       	sbc	r24, r20
 688:	ba f0       	brmi	.+46     	; 0x6b8 <__addsf3x+0x98>
 68a:	91 50       	subi	r25, 0x01	; 1
 68c:	a1 f0       	breq	.+40     	; 0x6b6 <__addsf3x+0x96>
 68e:	ff 0f       	add	r31, r31
 690:	bb 1f       	adc	r27, r27
 692:	66 1f       	adc	r22, r22
 694:	77 1f       	adc	r23, r23
 696:	88 1f       	adc	r24, r24
 698:	c2 f7       	brpl	.-16     	; 0x68a <__addsf3x+0x6a>
 69a:	0e c0       	rjmp	.+28     	; 0x6b8 <__addsf3x+0x98>
 69c:	ba 0f       	add	r27, r26
 69e:	62 1f       	adc	r22, r18
 6a0:	73 1f       	adc	r23, r19
 6a2:	84 1f       	adc	r24, r20
 6a4:	48 f4       	brcc	.+18     	; 0x6b8 <__addsf3x+0x98>
 6a6:	87 95       	ror	r24
 6a8:	77 95       	ror	r23
 6aa:	67 95       	ror	r22
 6ac:	b7 95       	ror	r27
 6ae:	f7 95       	ror	r31
 6b0:	9e 3f       	cpi	r25, 0xFE	; 254
 6b2:	08 f0       	brcs	.+2      	; 0x6b6 <__addsf3x+0x96>
 6b4:	b3 cf       	rjmp	.-154    	; 0x61c <__addsf3+0x1e>
 6b6:	93 95       	inc	r25
 6b8:	88 0f       	add	r24, r24
 6ba:	08 f0       	brcs	.+2      	; 0x6be <__addsf3x+0x9e>
 6bc:	99 27       	eor	r25, r25
 6be:	ee 0f       	add	r30, r30
 6c0:	97 95       	ror	r25
 6c2:	87 95       	ror	r24
 6c4:	08 95       	ret

000006c6 <__fixsfsi>:
 6c6:	04 d0       	rcall	.+8      	; 0x6d0 <__fixunssfsi>
 6c8:	68 94       	set
 6ca:	b1 11       	cpse	r27, r1
 6cc:	b5 c0       	rjmp	.+362    	; 0x838 <__fp_szero>
 6ce:	08 95       	ret

000006d0 <__fixunssfsi>:
 6d0:	98 d0       	rcall	.+304    	; 0x802 <__fp_splitA>
 6d2:	88 f0       	brcs	.+34     	; 0x6f6 <__fixunssfsi+0x26>
 6d4:	9f 57       	subi	r25, 0x7F	; 127
 6d6:	90 f0       	brcs	.+36     	; 0x6fc <__fixunssfsi+0x2c>
 6d8:	b9 2f       	mov	r27, r25
 6da:	99 27       	eor	r25, r25
 6dc:	b7 51       	subi	r27, 0x17	; 23
 6de:	a0 f0       	brcs	.+40     	; 0x708 <__fixunssfsi+0x38>
 6e0:	d1 f0       	breq	.+52     	; 0x716 <__fixunssfsi+0x46>
 6e2:	66 0f       	add	r22, r22
 6e4:	77 1f       	adc	r23, r23
 6e6:	88 1f       	adc	r24, r24
 6e8:	99 1f       	adc	r25, r25
 6ea:	1a f0       	brmi	.+6      	; 0x6f2 <__fixunssfsi+0x22>
 6ec:	ba 95       	dec	r27
 6ee:	c9 f7       	brne	.-14     	; 0x6e2 <__fixunssfsi+0x12>
 6f0:	12 c0       	rjmp	.+36     	; 0x716 <__fixunssfsi+0x46>
 6f2:	b1 30       	cpi	r27, 0x01	; 1
 6f4:	81 f0       	breq	.+32     	; 0x716 <__fixunssfsi+0x46>
 6f6:	9f d0       	rcall	.+318    	; 0x836 <__fp_zero>
 6f8:	b1 e0       	ldi	r27, 0x01	; 1
 6fa:	08 95       	ret
 6fc:	9c c0       	rjmp	.+312    	; 0x836 <__fp_zero>
 6fe:	67 2f       	mov	r22, r23
 700:	78 2f       	mov	r23, r24
 702:	88 27       	eor	r24, r24
 704:	b8 5f       	subi	r27, 0xF8	; 248
 706:	39 f0       	breq	.+14     	; 0x716 <__fixunssfsi+0x46>
 708:	b9 3f       	cpi	r27, 0xF9	; 249
 70a:	cc f3       	brlt	.-14     	; 0x6fe <__fixunssfsi+0x2e>
 70c:	86 95       	lsr	r24
 70e:	77 95       	ror	r23
 710:	67 95       	ror	r22
 712:	b3 95       	inc	r27
 714:	d9 f7       	brne	.-10     	; 0x70c <__fixunssfsi+0x3c>
 716:	3e f4       	brtc	.+14     	; 0x726 <__fixunssfsi+0x56>
 718:	90 95       	com	r25
 71a:	80 95       	com	r24
 71c:	70 95       	com	r23
 71e:	61 95       	neg	r22
 720:	7f 4f       	sbci	r23, 0xFF	; 255
 722:	8f 4f       	sbci	r24, 0xFF	; 255
 724:	9f 4f       	sbci	r25, 0xFF	; 255
 726:	08 95       	ret

00000728 <__floatunsisf>:
 728:	e8 94       	clt
 72a:	09 c0       	rjmp	.+18     	; 0x73e <__floatsisf+0x12>

0000072c <__floatsisf>:
 72c:	97 fb       	bst	r25, 7
 72e:	3e f4       	brtc	.+14     	; 0x73e <__floatsisf+0x12>
 730:	90 95       	com	r25
 732:	80 95       	com	r24
 734:	70 95       	com	r23
 736:	61 95       	neg	r22
 738:	7f 4f       	sbci	r23, 0xFF	; 255
 73a:	8f 4f       	sbci	r24, 0xFF	; 255
 73c:	9f 4f       	sbci	r25, 0xFF	; 255
 73e:	99 23       	and	r25, r25
 740:	a9 f0       	breq	.+42     	; 0x76c <__floatsisf+0x40>
 742:	f9 2f       	mov	r31, r25
 744:	96 e9       	ldi	r25, 0x96	; 150
 746:	bb 27       	eor	r27, r27
 748:	93 95       	inc	r25
 74a:	f6 95       	lsr	r31
 74c:	87 95       	ror	r24
 74e:	77 95       	ror	r23
 750:	67 95       	ror	r22
 752:	b7 95       	ror	r27
 754:	f1 11       	cpse	r31, r1
 756:	f8 cf       	rjmp	.-16     	; 0x748 <__floatsisf+0x1c>
 758:	fa f4       	brpl	.+62     	; 0x798 <__floatsisf+0x6c>
 75a:	bb 0f       	add	r27, r27
 75c:	11 f4       	brne	.+4      	; 0x762 <__floatsisf+0x36>
 75e:	60 ff       	sbrs	r22, 0
 760:	1b c0       	rjmp	.+54     	; 0x798 <__floatsisf+0x6c>
 762:	6f 5f       	subi	r22, 0xFF	; 255
 764:	7f 4f       	sbci	r23, 0xFF	; 255
 766:	8f 4f       	sbci	r24, 0xFF	; 255
 768:	9f 4f       	sbci	r25, 0xFF	; 255
 76a:	16 c0       	rjmp	.+44     	; 0x798 <__floatsisf+0x6c>
 76c:	88 23       	and	r24, r24
 76e:	11 f0       	breq	.+4      	; 0x774 <__floatsisf+0x48>
 770:	96 e9       	ldi	r25, 0x96	; 150
 772:	11 c0       	rjmp	.+34     	; 0x796 <__floatsisf+0x6a>
 774:	77 23       	and	r23, r23
 776:	21 f0       	breq	.+8      	; 0x780 <__floatsisf+0x54>
 778:	9e e8       	ldi	r25, 0x8E	; 142
 77a:	87 2f       	mov	r24, r23
 77c:	76 2f       	mov	r23, r22
 77e:	05 c0       	rjmp	.+10     	; 0x78a <__floatsisf+0x5e>
 780:	66 23       	and	r22, r22
 782:	71 f0       	breq	.+28     	; 0x7a0 <__floatsisf+0x74>
 784:	96 e8       	ldi	r25, 0x86	; 134
 786:	86 2f       	mov	r24, r22
 788:	70 e0       	ldi	r23, 0x00	; 0
 78a:	60 e0       	ldi	r22, 0x00	; 0
 78c:	2a f0       	brmi	.+10     	; 0x798 <__floatsisf+0x6c>
 78e:	9a 95       	dec	r25
 790:	66 0f       	add	r22, r22
 792:	77 1f       	adc	r23, r23
 794:	88 1f       	adc	r24, r24
 796:	da f7       	brpl	.-10     	; 0x78e <__floatsisf+0x62>
 798:	88 0f       	add	r24, r24
 79a:	96 95       	lsr	r25
 79c:	87 95       	ror	r24
 79e:	97 f9       	bld	r25, 7
 7a0:	08 95       	ret

000007a2 <__fp_inf>:
 7a2:	97 f9       	bld	r25, 7
 7a4:	9f 67       	ori	r25, 0x7F	; 127
 7a6:	80 e8       	ldi	r24, 0x80	; 128
 7a8:	70 e0       	ldi	r23, 0x00	; 0
 7aa:	60 e0       	ldi	r22, 0x00	; 0
 7ac:	08 95       	ret

000007ae <__fp_nan>:
 7ae:	9f ef       	ldi	r25, 0xFF	; 255
 7b0:	80 ec       	ldi	r24, 0xC0	; 192
 7b2:	08 95       	ret

000007b4 <__fp_pscA>:
 7b4:	00 24       	eor	r0, r0
 7b6:	0a 94       	dec	r0
 7b8:	16 16       	cp	r1, r22
 7ba:	17 06       	cpc	r1, r23
 7bc:	18 06       	cpc	r1, r24
 7be:	09 06       	cpc	r0, r25
 7c0:	08 95       	ret

000007c2 <__fp_pscB>:
 7c2:	00 24       	eor	r0, r0
 7c4:	0a 94       	dec	r0
 7c6:	12 16       	cp	r1, r18
 7c8:	13 06       	cpc	r1, r19
 7ca:	14 06       	cpc	r1, r20
 7cc:	05 06       	cpc	r0, r21
 7ce:	08 95       	ret

000007d0 <__fp_round>:
 7d0:	09 2e       	mov	r0, r25
 7d2:	03 94       	inc	r0
 7d4:	00 0c       	add	r0, r0
 7d6:	11 f4       	brne	.+4      	; 0x7dc <__fp_round+0xc>
 7d8:	88 23       	and	r24, r24
 7da:	52 f0       	brmi	.+20     	; 0x7f0 <__fp_round+0x20>
 7dc:	bb 0f       	add	r27, r27
 7de:	40 f4       	brcc	.+16     	; 0x7f0 <__fp_round+0x20>
 7e0:	bf 2b       	or	r27, r31
 7e2:	11 f4       	brne	.+4      	; 0x7e8 <__fp_round+0x18>
 7e4:	60 ff       	sbrs	r22, 0
 7e6:	04 c0       	rjmp	.+8      	; 0x7f0 <__fp_round+0x20>
 7e8:	6f 5f       	subi	r22, 0xFF	; 255
 7ea:	7f 4f       	sbci	r23, 0xFF	; 255
 7ec:	8f 4f       	sbci	r24, 0xFF	; 255
 7ee:	9f 4f       	sbci	r25, 0xFF	; 255
 7f0:	08 95       	ret

000007f2 <__fp_split3>:
 7f2:	57 fd       	sbrc	r21, 7
 7f4:	90 58       	subi	r25, 0x80	; 128
 7f6:	44 0f       	add	r20, r20
 7f8:	55 1f       	adc	r21, r21
 7fa:	59 f0       	breq	.+22     	; 0x812 <__fp_splitA+0x10>
 7fc:	5f 3f       	cpi	r21, 0xFF	; 255
 7fe:	71 f0       	breq	.+28     	; 0x81c <__fp_splitA+0x1a>
 800:	47 95       	ror	r20

00000802 <__fp_splitA>:
 802:	88 0f       	add	r24, r24
 804:	97 fb       	bst	r25, 7
 806:	99 1f       	adc	r25, r25
 808:	61 f0       	breq	.+24     	; 0x822 <__fp_splitA+0x20>
 80a:	9f 3f       	cpi	r25, 0xFF	; 255
 80c:	79 f0       	breq	.+30     	; 0x82c <__fp_splitA+0x2a>
 80e:	87 95       	ror	r24
 810:	08 95       	ret
 812:	12 16       	cp	r1, r18
 814:	13 06       	cpc	r1, r19
 816:	14 06       	cpc	r1, r20
 818:	55 1f       	adc	r21, r21
 81a:	f2 cf       	rjmp	.-28     	; 0x800 <__fp_split3+0xe>
 81c:	46 95       	lsr	r20
 81e:	f1 df       	rcall	.-30     	; 0x802 <__fp_splitA>
 820:	08 c0       	rjmp	.+16     	; 0x832 <__fp_splitA+0x30>
 822:	16 16       	cp	r1, r22
 824:	17 06       	cpc	r1, r23
 826:	18 06       	cpc	r1, r24
 828:	99 1f       	adc	r25, r25
 82a:	f1 cf       	rjmp	.-30     	; 0x80e <__fp_splitA+0xc>
 82c:	86 95       	lsr	r24
 82e:	71 05       	cpc	r23, r1
 830:	61 05       	cpc	r22, r1
 832:	08 94       	sec
 834:	08 95       	ret

00000836 <__fp_zero>:
 836:	e8 94       	clt

00000838 <__fp_szero>:
 838:	bb 27       	eor	r27, r27
 83a:	66 27       	eor	r22, r22
 83c:	77 27       	eor	r23, r23
 83e:	cb 01       	movw	r24, r22
 840:	97 f9       	bld	r25, 7
 842:	08 95       	ret

00000844 <__mulsf3>:
 844:	0b d0       	rcall	.+22     	; 0x85c <__mulsf3x>
 846:	c4 cf       	rjmp	.-120    	; 0x7d0 <__fp_round>
 848:	b5 df       	rcall	.-150    	; 0x7b4 <__fp_pscA>
 84a:	28 f0       	brcs	.+10     	; 0x856 <__mulsf3+0x12>
 84c:	ba df       	rcall	.-140    	; 0x7c2 <__fp_pscB>
 84e:	18 f0       	brcs	.+6      	; 0x856 <__mulsf3+0x12>
 850:	95 23       	and	r25, r21
 852:	09 f0       	breq	.+2      	; 0x856 <__mulsf3+0x12>
 854:	a6 cf       	rjmp	.-180    	; 0x7a2 <__fp_inf>
 856:	ab cf       	rjmp	.-170    	; 0x7ae <__fp_nan>
 858:	11 24       	eor	r1, r1
 85a:	ee cf       	rjmp	.-36     	; 0x838 <__fp_szero>

0000085c <__mulsf3x>:
 85c:	ca df       	rcall	.-108    	; 0x7f2 <__fp_split3>
 85e:	a0 f3       	brcs	.-24     	; 0x848 <__mulsf3+0x4>

00000860 <__mulsf3_pse>:
 860:	95 9f       	mul	r25, r21
 862:	d1 f3       	breq	.-12     	; 0x858 <__mulsf3+0x14>
 864:	95 0f       	add	r25, r21
 866:	50 e0       	ldi	r21, 0x00	; 0
 868:	55 1f       	adc	r21, r21
 86a:	62 9f       	mul	r22, r18
 86c:	f0 01       	movw	r30, r0
 86e:	72 9f       	mul	r23, r18
 870:	bb 27       	eor	r27, r27
 872:	f0 0d       	add	r31, r0
 874:	b1 1d       	adc	r27, r1
 876:	63 9f       	mul	r22, r19
 878:	aa 27       	eor	r26, r26
 87a:	f0 0d       	add	r31, r0
 87c:	b1 1d       	adc	r27, r1
 87e:	aa 1f       	adc	r26, r26
 880:	64 9f       	mul	r22, r20
 882:	66 27       	eor	r22, r22
 884:	b0 0d       	add	r27, r0
 886:	a1 1d       	adc	r26, r1
 888:	66 1f       	adc	r22, r22
 88a:	82 9f       	mul	r24, r18
 88c:	22 27       	eor	r18, r18
 88e:	b0 0d       	add	r27, r0
 890:	a1 1d       	adc	r26, r1
 892:	62 1f       	adc	r22, r18
 894:	73 9f       	mul	r23, r19
 896:	b0 0d       	add	r27, r0
 898:	a1 1d       	adc	r26, r1
 89a:	62 1f       	adc	r22, r18
 89c:	83 9f       	mul	r24, r19
 89e:	a0 0d       	add	r26, r0
 8a0:	61 1d       	adc	r22, r1
 8a2:	22 1f       	adc	r18, r18
 8a4:	74 9f       	mul	r23, r20
 8a6:	33 27       	eor	r19, r19
 8a8:	a0 0d       	add	r26, r0
 8aa:	61 1d       	adc	r22, r1
 8ac:	23 1f       	adc	r18, r19
 8ae:	84 9f       	mul	r24, r20
 8b0:	60 0d       	add	r22, r0
 8b2:	21 1d       	adc	r18, r1
 8b4:	82 2f       	mov	r24, r18
 8b6:	76 2f       	mov	r23, r22
 8b8:	6a 2f       	mov	r22, r26
 8ba:	11 24       	eor	r1, r1
 8bc:	9f 57       	subi	r25, 0x7F	; 127
 8be:	50 40       	sbci	r21, 0x00	; 0
 8c0:	8a f0       	brmi	.+34     	; 0x8e4 <__mulsf3_pse+0x84>
 8c2:	e1 f0       	breq	.+56     	; 0x8fc <__mulsf3_pse+0x9c>
 8c4:	88 23       	and	r24, r24
 8c6:	4a f0       	brmi	.+18     	; 0x8da <__mulsf3_pse+0x7a>
 8c8:	ee 0f       	add	r30, r30
 8ca:	ff 1f       	adc	r31, r31
 8cc:	bb 1f       	adc	r27, r27
 8ce:	66 1f       	adc	r22, r22
 8d0:	77 1f       	adc	r23, r23
 8d2:	88 1f       	adc	r24, r24
 8d4:	91 50       	subi	r25, 0x01	; 1
 8d6:	50 40       	sbci	r21, 0x00	; 0
 8d8:	a9 f7       	brne	.-22     	; 0x8c4 <__mulsf3_pse+0x64>
 8da:	9e 3f       	cpi	r25, 0xFE	; 254
 8dc:	51 05       	cpc	r21, r1
 8de:	70 f0       	brcs	.+28     	; 0x8fc <__mulsf3_pse+0x9c>
 8e0:	60 cf       	rjmp	.-320    	; 0x7a2 <__fp_inf>
 8e2:	aa cf       	rjmp	.-172    	; 0x838 <__fp_szero>
 8e4:	5f 3f       	cpi	r21, 0xFF	; 255
 8e6:	ec f3       	brlt	.-6      	; 0x8e2 <__mulsf3_pse+0x82>
 8e8:	98 3e       	cpi	r25, 0xE8	; 232
 8ea:	dc f3       	brlt	.-10     	; 0x8e2 <__mulsf3_pse+0x82>
 8ec:	86 95       	lsr	r24
 8ee:	77 95       	ror	r23
 8f0:	67 95       	ror	r22
 8f2:	b7 95       	ror	r27
 8f4:	f7 95       	ror	r31
 8f6:	e7 95       	ror	r30
 8f8:	9f 5f       	subi	r25, 0xFF	; 255
 8fa:	c1 f7       	brne	.-16     	; 0x8ec <__mulsf3_pse+0x8c>
 8fc:	fe 2b       	or	r31, r30
 8fe:	88 0f       	add	r24, r24
 900:	91 1d       	adc	r25, r1
 902:	96 95       	lsr	r25
 904:	87 95       	ror	r24
 906:	97 f9       	bld	r25, 7
 908:	08 95       	ret

0000090a <__udivmodhi4>:
 90a:	aa 1b       	sub	r26, r26
 90c:	bb 1b       	sub	r27, r27
 90e:	51 e1       	ldi	r21, 0x11	; 17
 910:	07 c0       	rjmp	.+14     	; 0x920 <__udivmodhi4_ep>

00000912 <__udivmodhi4_loop>:
 912:	aa 1f       	adc	r26, r26
 914:	bb 1f       	adc	r27, r27
 916:	a6 17       	cp	r26, r22
 918:	b7 07       	cpc	r27, r23
 91a:	10 f0       	brcs	.+4      	; 0x920 <__udivmodhi4_ep>
 91c:	a6 1b       	sub	r26, r22
 91e:	b7 0b       	sbc	r27, r23

00000920 <__udivmodhi4_ep>:
 920:	88 1f       	adc	r24, r24
 922:	99 1f       	adc	r25, r25
 924:	5a 95       	dec	r21
 926:	a9 f7       	brne	.-22     	; 0x912 <__udivmodhi4_loop>
 928:	80 95       	com	r24
 92a:	90 95       	com	r25
 92c:	bc 01       	movw	r22, r24
 92e:	cd 01       	movw	r24, r26
 930:	08 95       	ret

00000932 <itoa>:
 932:	fb 01       	movw	r30, r22
 934:	9f 01       	movw	r18, r30
 936:	e8 94       	clt
 938:	42 30       	cpi	r20, 0x02	; 2
 93a:	bc f0       	brlt	.+46     	; 0x96a <itoa+0x38>
 93c:	45 32       	cpi	r20, 0x25	; 37
 93e:	ac f4       	brge	.+42     	; 0x96a <itoa+0x38>
 940:	4a 30       	cpi	r20, 0x0A	; 10
 942:	29 f4       	brne	.+10     	; 0x94e <itoa+0x1c>
 944:	97 fb       	bst	r25, 7
 946:	1e f4       	brtc	.+6      	; 0x94e <itoa+0x1c>
 948:	90 95       	com	r25
 94a:	81 95       	neg	r24
 94c:	9f 4f       	sbci	r25, 0xFF	; 255
 94e:	64 2f       	mov	r22, r20
 950:	77 27       	eor	r23, r23
 952:	db df       	rcall	.-74     	; 0x90a <__udivmodhi4>
 954:	80 5d       	subi	r24, 0xD0	; 208
 956:	8a 33       	cpi	r24, 0x3A	; 58
 958:	0c f0       	brlt	.+2      	; 0x95c <itoa+0x2a>
 95a:	89 5d       	subi	r24, 0xD9	; 217
 95c:	81 93       	st	Z+, r24
 95e:	cb 01       	movw	r24, r22
 960:	00 97       	sbiw	r24, 0x00	; 0
 962:	a9 f7       	brne	.-22     	; 0x94e <itoa+0x1c>
 964:	16 f4       	brtc	.+4      	; 0x96a <itoa+0x38>
 966:	5d e2       	ldi	r21, 0x2D	; 45
 968:	51 93       	st	Z+, r21
 96a:	10 82       	st	Z, r1
 96c:	c9 01       	movw	r24, r18
 96e:	00 c0       	rjmp	.+0      	; 0x970 <strrev>

00000970 <strrev>:
 970:	dc 01       	movw	r26, r24
 972:	fc 01       	movw	r30, r24
 974:	67 2f       	mov	r22, r23
 976:	71 91       	ld	r23, Z+
 978:	77 23       	and	r23, r23
 97a:	e1 f7       	brne	.-8      	; 0x974 <strrev+0x4>
 97c:	32 97       	sbiw	r30, 0x02	; 2
 97e:	04 c0       	rjmp	.+8      	; 0x988 <strrev+0x18>
 980:	7c 91       	ld	r23, X
 982:	6d 93       	st	X+, r22
 984:	70 83       	st	Z, r23
 986:	62 91       	ld	r22, -Z
 988:	ae 17       	cp	r26, r30
 98a:	bf 07       	cpc	r27, r31
 98c:	c8 f3       	brcs	.-14     	; 0x980 <strrev+0x10>
 98e:	08 95       	ret

00000990 <_exit>:
 990:	f8 94       	cli

00000992 <__stop_program>:
 992:	ff cf       	rjmp	.-2      	; 0x992 <__stop_program>
