<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/SelectionDAG/InstrEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6afb80854b358a1199136b8d045fe4e9.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">InstrEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="InstrEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This implements the Emit routines for the SelectionDAG class, which creates</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// MachineInstrs based on the decisions of the SelectionDAG instruction</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstrEmitter_8h.html">InstrEmitter.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SDNodeDbgValue_8h.html">SDNodeDbgValue.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2DebugInfo_8h.html">llvm/IR/DebugInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   33</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;instr-emitter&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// MinRCSize - Smallest register class we allow when constraining virtual</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// registers.  If satisfying all register class constraints would require</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// using a smaller register class, emit a COPY to a new virtual register</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// instead.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">   39</a></span>&#160;<span class="comment"></span><span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a> = 4;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// CountResults - The results of target nodes have register or immediate</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// operands first, then an optional chain, and optional glue operands (which do</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// not go into the resulting MachineInstr).</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">   44</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">InstrEmitter::CountResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>();</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">while</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(N - 1) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    --N;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">if</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(N - 1) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    --N;    <span class="comment">// Skip over chain result.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// countOperands - The inputs to target nodes have any actual inputs first,</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// followed by an optional chain operand, then an optional glue operand.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// Compute the number of actual operands that will go into the resulting</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// MachineInstr.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// the chain and glue. These operands may be implicit on the machine instr.</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">   60</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> NumExpUses,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;NumImpUses) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">while</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(N - 1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    --N;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">if</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(N - 1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    --N; <span class="comment">// Ignore chain if it exists.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  NumImpUses = N - NumExpUses;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = N; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &gt; NumExpUses; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (isa&lt;RegisterMaskSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - 1)))</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a> = dyn_cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - 1)))</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a>-&gt;getReg()))</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    NumImpUses = N - <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// implicit physical register output.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;EmitCopyFromReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> ResNo, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                <span class="keywordtype">unsigned</span> SrcReg, <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg)) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// Just use the input register directly!</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, ResNo);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">erase</a>(Op);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, SrcReg)).second;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// If the node is only used by a CopyToReg and the dest reg is a vreg, use</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// the CopyToReg&#39;d destination register instead of creating a new vreg.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> MatchReg = <span class="keyword">true</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *UseRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(ResNo);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// Stick to the preferred register classes for legal types.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    UseRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(VT, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (!IsClone &amp;&amp; !IsCloned)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> : Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>()) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1User.html">User</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;          <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(2).getNode() == Node &amp;&amp;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;          <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(2).getResNo() == ResNo) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(<a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg)) {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;          VRBase = DestReg;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestReg != SrcReg)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#addec638786f763d967811b45cb662f1f">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(i);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;          <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>() != Node || Op.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>() != ResNo)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;          <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>());</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;          <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1User.html">User</a>-&gt;isMachineOpcode()) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(<a class="code" href="classllvm_1_1User.html">User</a>-&gt;getMachineOpcode());</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keywordflow">if</span> (i+II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>() &lt; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;              RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(II, i+II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>(), TRI, *MF));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <span class="keywordflow">if</span> (!UseRC)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;              UseRC = RC;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ComRC =</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(UseRC, RC);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;              <span class="comment">// If multiple uses expect disjoint register classes, we emit</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;              <span class="comment">// copies in AddRegisterOperand.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;              <span class="keywordflow">if</span> (ComRC)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                UseRC = ComRC;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;          }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      MatchReg &amp;= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">if</span> (VRBase)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = <span class="keyword">nullptr</span>, *DstRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  SrcRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(SrcReg, VT);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// Figure out the register class to create for the destreg.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">if</span> (VRBase) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    DstRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VRBase);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseRC) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*UseRC, VT) &amp;&amp;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;           <span class="stringliteral">&quot;Incompatible phys register def and uses!&quot;</span>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    DstRC = UseRC;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    DstRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(VT, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// If all uses are reading from the src physical register and copying the</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// register is either impossible or very expensive, then don&#39;t create a copy.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (MatchReg &amp;&amp; SrcRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">getCopyCost</a>() &lt; 0) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    VRBase = SrcReg;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Create the reg, emit the copy.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY),</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            VRBase).addReg(SrcReg);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, ResNo);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">erase</a>(Op);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">void</span> InstrEmitter::CreateVirtualRegisters(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                       <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                       <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>() != TargetOpcode::IMPLICIT_DEF &amp;&amp;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;         <span class="stringliteral">&quot;IMPLICIT_DEF should have been handled as a special case elsewhere!&quot;</span>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">unsigned</span> NumResults = <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">CountResults</a>(Node);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>(); ++i) {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// If the specific node value is only used by a CopyToReg and the dest reg</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">// is a vreg in the same register class, use the CopyToReg&#39;d destination</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// register instead of creating a new vreg.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(II, i, TRI, *MF));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// Always let the value type influence the used register class. The</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// constraints on the instruction may be too lax to represent the value</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// type correctly. For example, a 64-bit float (X86::FR64) can&#39;t live in</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// the 32-bit float super-class (X86::FR32).</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (i &lt; NumResults &amp;&amp; TLI-&gt;isTypeLegal(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(i))) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VTRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;          Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(i),</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;          (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() || (RC &amp;&amp; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a>(RC))));</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">if</span> (RC)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        VTRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(RC, VTRC);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordflow">if</span> (VTRC)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        RC = VTRC;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (II.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>()) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="comment">// Optional def must be a physical register.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      VRBase = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i-NumResults))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(VRBase));</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> (!VRBase &amp;&amp; !IsClone &amp;&amp; !IsCloned)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> : Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>()) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1User.html">User</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(2).getNode() == Node &amp;&amp;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(2).getResNo() == i) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = cast&lt;RegisterSDNode&gt;(<a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="keywordflow">if</span> (RegRC == RC) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;              VRBase = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;              MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">// Create the result registers for this node and add the result regs to</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// the machine instruction.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (VRBase == 0) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Isn&#39;t a register operand!&quot;</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// If this def corresponds to a result of the SDNode insert the VRBase into</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// the lookup map.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span> (i &lt; NumResults) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, i);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">erase</a>(Op);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/// getVR - Return the virtual register corresponding to the specified result</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/// of the specified node.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> InstrEmitter::getVR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                             <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() == TargetOpcode::IMPLICIT_DEF) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// Add an IMPLICIT_DEF instruction before every use.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// IMPLICIT_DEF can produce any type of result so its MCInstrDesc</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">// does not include operand register class info.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Op.<a class="code" href="classllvm_1_1SDValue.html#a8b4a01edde03fcd7214971b990f57dea">getDebugLoc</a>(),</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::IMPLICIT_DEF), VReg);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(Op);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I != VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>() &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - late&quot;</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">return</span> I-&gt;second;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/// AddRegisterOperand - Add the specified register as an operand to the</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/// specified machine instr. Insert register copies if the register is</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/// not in the required register class.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;InstrEmitter::AddRegisterOperand(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                 <span class="keywordtype">unsigned</span> IIOpNum,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *II,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                 <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                 <span class="keywordtype">bool</span> IsDebug, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> &amp;&amp;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;         <span class="stringliteral">&quot;Chain and glue operands should occur at end of operand list!&quot;</span>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// Get/emit the operand.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">unsigned</span> VReg = getVR(Op, VRBaseMap);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">bool</span> isOptDef = IIOpNum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[IIOpNum].<a class="code" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// If the instruction requires a register in a different class, create</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// a new virtual register and copy the value into it, but first attempt to</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// shrink VReg&#39;s register class within reason.  For example, if VReg == GR32</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> (II) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">if</span> (IIOpNum &lt; II-&gt;getNumOperands())</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      OpRC = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(*II, IIOpNum, TRI, *MF);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (OpRC) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ConstrainedRC</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(VReg, OpRC, MinRCSize);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">if</span> (!ConstrainedRC) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        OpRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(OpRC);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpRC &amp;&amp; <span class="stringliteral">&quot;Constraints cannot be fulfilled for allocation&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(OpRC);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), NewVReg).addReg(VReg);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        VReg = NewVReg;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ConstrainedRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>() &amp;&amp;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;           <span class="stringliteral">&quot;Constraining an allocatable VReg produced an unallocatable class?&quot;</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// If this value has only one use, that use is a kill. This is a</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// conservative approximation. InstrEmitter does trivial coalescing</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// with CopyFromReg nodes, so don&#39;t emit kill flags for them.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// Avoid kill flags on Schedule cloned nodes, since there will be</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// multiple uses.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// Tied operands are never killed, so we need to check that. And that</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// means we need to determine the index of the operand.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">bool</span> isKill = Op.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                !IsDebug &amp;&amp;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                !(IsClone || IsCloned);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">if</span> (isKill) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordtype">unsigned</span> Idx = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">while</span> (Idx &gt; 0 &amp;&amp;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;           MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx-1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;           MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx-1).<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      --Idx;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordtype">bool</span> isTied = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(Idx, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (isTied)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      isKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(isOptDef) | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill) |</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;             <a class="code" href="namespacellvm.html#a99c415088c860bfbf2cefd2f9be84a3d">getDebugRegState</a>(IsDebug));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/// AddOperand - Add the specified operand to the specified machine instr.  II</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// specifies the instruction information for the node, and IIOpNum is the</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// operand number (in the II) that we are adding.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::AddOperand(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                              <span class="keywordtype">unsigned</span> IIOpNum,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *II,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                              <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                              <span class="keywordtype">bool</span> IsDebug, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>()) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                       IsDebug, IsClone, IsCloned);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(Op)) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue());</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = dyn_cast&lt;ConstantFPSDNode&gt;(Op)) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a99fae8aec58bb5dd4b53f1a5f92b464a">addFPImm</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getConstantFPValue());</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(Op)) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">unsigned</span> VReg = R-&gt;getReg();</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> OpVT = Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IIRC =</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        II ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(*II, IIOpNum, TRI, *MF))</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;           : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(OpVT)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            ? TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(OpVT,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                  Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>() ||</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                      (IIRC &amp;&amp; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a>(IIRC)))</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (OpRC &amp;&amp; IIRC &amp;&amp; OpRC != IIRC &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg)) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(IIRC);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;               TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), NewVReg).addReg(VReg);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      VReg = NewVReg;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// Turn additional physreg operands into implicit uses on non-variadic</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// instructions. This is used by call and return instructions passing</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">// arguments in registers.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordtype">bool</span> Imp = II &amp;&amp; (IIOpNum &gt;= II-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp; !II-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic</a>());</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VReg, <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(Imp));</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterMaskSDNode.html">RegisterMaskSDNode</a> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a> = dyn_cast&lt;RegisterMaskSDNode&gt;(Op)) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">addRegMask</a>(<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>-&gt;getRegMask());</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *TGA = dyn_cast&lt;GlobalAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(TGA-&gt;getGlobal(), TGA-&gt;getOffset(),</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                         TGA-&gt;getTargetFlags());</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BasicBlockSDNode.html">BasicBlockSDNode</a> *BBNode = dyn_cast&lt;BasicBlockSDNode&gt;(Op)) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(BBNode-&gt;getBasicBlock());</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FI = dyn_cast&lt;FrameIndexSDNode&gt;(Op)) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI-&gt;getIndex());</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a> = dyn_cast&lt;JumpTableSDNode&gt;(Op)) {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac2090a63769fa3e7ba2e0eadbe57309e">addJumpTableIndex</a>(<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a>-&gt;getIndex(), <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a>-&gt;getTargetFlags());</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a> = dyn_cast&lt;ConstantPoolSDNode&gt;(Op)) {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getOffset();</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getAlignment();</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a> = <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getType();</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">// MachineConstantPool wants an explicit alignment.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">if</span> (Align == 0) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      Align = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a086b669374187a18c0744d8373bcfd1a">getPrefTypeAlignment</a>(Type);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="keywordflow">if</span> (Align == 0) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="comment">// Alignment of vector types.  FIXME!</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        Align = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">getTypeAllocSize</a>(Type);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> Idx;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;isMachineConstantPoolEntry())</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      Idx = MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getMachineCPVal(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      Idx = MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getConstVal(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#acaf4466fb8b9a459c596aa5161423715">addConstantPoolIndex</a>(Idx, Offset, <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>-&gt;getTargetFlags());</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ExternalSymbolSDNode.html">ExternalSymbolSDNode</a> *ES = dyn_cast&lt;ExternalSymbolSDNode&gt;(Op)) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(ES-&gt;getSymbol(), ES-&gt;getTargetFlags());</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">auto</span> *SymNode = dyn_cast&lt;MCSymbolSDNode&gt;(Op)) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">addSym</a>(SymNode-&gt;getMCSymbol());</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *BA = dyn_cast&lt;BlockAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a834e9ac846bd81eaf3d3492ef7ea24da">addBlockAddress</a>(BA-&gt;getBlockAddress(),</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                        BA-&gt;getOffset(),</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                        BA-&gt;getTargetFlags());</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetIndexSDNode.html">TargetIndexSDNode</a> *TI = dyn_cast&lt;TargetIndexSDNode&gt;(Op)) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c35cfe70f96953c788e230fd0566b34">addTargetIndex</a>(TI-&gt;getIndex(), TI-&gt;getOffset(), TI-&gt;getTargetFlags());</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;           Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> &amp;&amp;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;           <span class="stringliteral">&quot;Chain and glue operands should occur at end of operand list!&quot;</span>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                       IsDebug, IsClone, IsCloned);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keywordtype">unsigned</span> InstrEmitter::ConstrainForSubReg(<span class="keywordtype">unsigned</span> VReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">bool</span> isDivergent, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VReg);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(VRC, SubIdx);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// within reason.</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (RC &amp;&amp; RC != VRC)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(VReg, RC, MinRCSize);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// VReg has been adjusted.  It can be used with SubIdx operands now.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">if</span> (RC)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// VReg couldn&#39;t be reasonably constrained.  Emit a COPY to a new virtual</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// register instead.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(VT, isDivergent), SubIdx);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;No legal register class for VT supports that SubIdx&quot;</span>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), NewReg)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    .addReg(VReg);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">return</span> NewReg;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/// EmitSubregNode - Generate machine code for subreg nodes.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::EmitSubregNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                  <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="comment">// If the node is only used by a CopyToReg and the dest reg is a vreg, use</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="comment">// the CopyToReg&#39;d destination register instead of creating a new vreg.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> : Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>()) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1User.html">User</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(2).getNode() == Node) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(<a class="code" href="classllvm_1_1User.html">User</a>-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg)) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        VRBase = DestReg;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::EXTRACT_SUBREG) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">// EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// constraints on the %dst register, COPY can target all legal register</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">// classes.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC =</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (R &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>())) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      Reg = R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>();</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      DefMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      Reg = R ? R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>() : getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), VRBaseMap);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Reg);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg, DstReg, DefSubIdx;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">if</span> (DefMI &amp;&amp;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">isCoalescableExtInstr</a>(*DefMI, SrcReg, DstReg, DefSubIdx) &amp;&amp;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        SubIdx == DefSubIdx &amp;&amp;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        TRC == MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SrcReg)) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="comment">// Optimize these:</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="comment">// r1025 = s/zext r1024, 4</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="comment">// r1026 = extract_subreg r1025, 4</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="comment">// to a copy</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="comment">// r1026 = copy r1024</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(TRC);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), VRBase).addReg(SrcReg);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(SrcReg);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="comment">// Reg may not support a SubIdx sub-register, and we may need to</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="comment">// constrain its register class or issue a COPY to a compatible register</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <span class="comment">// class.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        Reg = ConstrainForSubReg(Reg, SubIdx,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                 Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>(),</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                 Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>(), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>());</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="comment">// Create the destreg if it is missing.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <span class="keywordflow">if</span> (VRBase == 0)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(TRC);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="comment">// Create the extract_subreg machine instruction.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> CopyMI =</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                  TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), VRBase);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        CopyMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, 0, SubIdx);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        CopyMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, SubIdx));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == TargetOpcode::INSERT_SUBREG ||</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;             Opc == TargetOpcode::SUBREG_TO_REG) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(N2)-&gt;getZExtValue();</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">// Figure out the register class to create for the destreg.  It should be</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">// the largest legal register class supporting SubIdx sub-registers.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// RegisterCoalescer will constrain it further if it decides to eliminate</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="comment">// the INSERT_SUBREG instruction.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">//   %dst = INSERT_SUBREG %src, %sub, SubIdx</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">// is lowered by TwoAddressInstructionPass to:</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">//   %dst = COPY %src</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="comment">//   %dst:SubIdx = COPY %sub</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="comment">// There is no constraint on the %src register class.</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC =</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">isDivergent</a>());</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    SRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(SRC, SubIdx);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SRC &amp;&amp; <span class="stringliteral">&quot;No register class supports VT and SubIdx for INSERT_SUBREG&quot;</span>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">if</span> (VRBase == 0 || !SRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VRBase)))</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SRC);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="comment">// Create the insert_subreg or subreg_to_reg machine instruction.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opc), VRBase);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// If creating a subreg_to_reg, then the first input operand</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// is an implicit value immediate, otherwise it&#39;s a register</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (Opc == TargetOpcode::SUBREG_TO_REG) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *SD = cast&lt;ConstantSDNode&gt;(N0);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>());</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      AddOperand(MIB, N0, 0, <span class="keyword">nullptr</span>, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                 IsClone, IsCloned);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// Add the subregister being inserted</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    AddOperand(MIB, N1, 0, <span class="keyword">nullptr</span>, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;               IsClone, IsCloned);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubIdx);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Node is not insert_subreg, extract_subreg, or subreg_to_reg&quot;</span>);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, 0);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;}</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/// register is constrained to be in a particular register class.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;InstrEmitter::EmitCopyToRegClassNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                     <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordtype">unsigned</span> VReg = getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), VRBaseMap);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="comment">// Create the new VReg in the destination class and emit a copy.</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(DstRCIdx));</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY),</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    NewVReg).addReg(VReg);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, 0);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, NewVReg)).second;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;}</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::EmitRegSequence(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                  <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(DstRCIdx);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(RC));</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::REG_SEQUENCE);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), II, NewVReg);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">// If the input pattern has a chain, then the root of the corresponding</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// output pattern will get a chain as well. This can happen to be a</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">// REG_SEQUENCE (which is not &quot;guarded&quot; by countOperands/CountResults).</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">if</span> (NumOps &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(NumOps-1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    --NumOps; <span class="comment">// Ignore chain if it exists.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((NumOps &amp; 1) == 1 &amp;&amp;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;         <span class="stringliteral">&quot;REG_SEQUENCE must have an odd number of operands!&quot;</span>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i != NumOps; ++i) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">if</span> ((i &amp; 1) == 0) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i-1));</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="comment">// Skip physical registers as they don&#39;t have a vreg to get and we&#39;ll</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="comment">// insert copies for them in TwoAddressInstructionPass anyway.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">if</span> (!R || !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">getReg</a>())) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getZExtValue();</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i-1), VRBaseMap);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SubReg);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC =</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(RC, TRC, SubIdx);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <span class="keywordflow">if</span> (SRC &amp;&amp; SRC != RC) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(NewVReg, SRC);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          RC = SRC;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    }</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    AddOperand(MIB, Op, i+1, &amp;II, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;               IsClone, IsCloned);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  }</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>(Node, 0);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(Op, NewVReg)).second;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">  677</a></span>&#160;<a class="code" href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">InstrEmitter::EmitDbgValue</a>(<a class="code" href="classllvm_1_1SDDbgValue.html">SDDbgValue</a> *SD,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                           <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Var = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ae092f1fe74bd6274ce1c27d6e2acd5c0">getVariable</a>();</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Expr = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a63e8aa3008244904914b40e051d18826">getExpression</a>();</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a30628e4e1039b4f44d340c01dfdd564e">getDebugLoc</a>();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(cast&lt;DILocalVariable&gt;(Var)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;         <span class="stringliteral">&quot;Expected inlined-at fields to agree&quot;</span>);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ae77e165206b5171c2e43a90014006669">setIsEmitted</a>();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#aa041c9375782c6ab2d0b6c24fd986630">isInvalidated</a>()) {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// An invalidated SDNode must generate an undef DBG_VALUE: although the</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="comment">// original value is no longer computed, earlier DBG_VALUEs live ranges</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// must not leak into later code.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::DBG_VALUE));</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a14af644ca4aff07a3768974c824ac9d5">RegState::Debug</a>);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Var);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Expr);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">return</span> &amp;*MIB;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a9310d5edbffe9ff4ae757f583e6da605">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728">SDDbgValue::FRAMEIX</a>) {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// Stack address; this needs to be lowered in target-dependent fashion.</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// EmitTargetCodeForFrameDebugValue is responsible for allocation.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keyword">auto</span> FrameMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::DBG_VALUE))</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                       .addFrameIndex(SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a6b598824b0882006d890d650ad1e2926">getFrameIx</a>());</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ae238ef844b7d208238cd654383931699">isIndirect</a>())</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="comment">// Push [fi + 0] onto the DIExpression stack.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      FrameMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="comment">// Push fi onto the DIExpression stack.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      FrameMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> FrameMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Var).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Expr);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="comment">// Otherwise, we&#39;re going to create an instruction here.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::DBG_VALUE);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, DL, II);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a9310d5edbffe9ff4ae757f583e6da605">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba">SDDbgValue::SDNODE</a>) {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ad317f310df4e37597d313cd4e6c82df6">getSDNode</a>();</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a661df03f90139a38385bd0bf29272212">getResNo</a>());</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">// It&#39;s possible we replaced this SDNode with other(s) and therefore</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">// didn&#39;t generate code for it.  It&#39;s better to catch these cases where</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="comment">// they happen and transfer the debug info, but trying to guarantee that</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">// in all cases would be very fragile; this is a safeguard for any</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">// that were missed.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="classllvm_1_1DenseMapIterator.html">DenseMap&lt;SDValue, unsigned&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(Op);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">if</span> (I==VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>())</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U);       <span class="comment">// undef</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      AddOperand(MIB, Op, (*MIB).<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>(), &amp;II, VRBaseMap,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                 <span class="comment">/*IsDebug=*/</span><span class="keyword">true</span>, <span class="comment">/*IsClone=*/</span><span class="keyword">false</span>, <span class="comment">/*IsCloned=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a9310d5edbffe9ff4ae757f583e6da605">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a6e7955fc4c0344bcf421f922948b73d2">SDDbgValue::VREG</a>) {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#add8dfaa47446108bddad7a903dc889b8">getVReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a14af644ca4aff07a3768974c824ac9d5">RegState::Debug</a>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a9310d5edbffe9ff4ae757f583e6da605">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f">SDDbgValue::CONST</a>) {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a1f96cb00e960130502951d1d5d5b9d78">getConst</a>();</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI = dyn_cast&lt;ConstantInt&gt;(V)) {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordflow">if</span> (CI-&gt;getBitWidth() &gt; 64)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aee80f5a5963a5f9b82d9ee7f6dca7526">addCImm</a>(CI);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CI-&gt;getSExtValue());</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *CF = dyn_cast&lt;ConstantFP&gt;(V)) {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a99fae8aec58bb5dd4b53f1a5f92b464a">addFPImm</a>(CF);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isa&lt;ConstantPointerNull&gt;(V)) {</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="comment">// Note: This assumes that all nullptr constants are zero-valued.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="comment">// Could be an Undef.  In any case insert an Undef so we can see what we</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="comment">// dropped.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    }</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">// Insert an Undef so we can see what we dropped.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  }</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// Indirect addressing is indicated by an Imm as the second parameter.</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ae238ef844b7d208238cd654383931699">isIndirect</a>())</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0U);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0U, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a14af644ca4aff07a3768974c824ac9d5">RegState::Debug</a>);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Var);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Expr);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">return</span> &amp;*MIB;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#a3ec97d2a9d814aa73cc7ede2fd0d617f">  766</a></span>&#160;<a class="code" href="classllvm_1_1InstrEmitter.html#a3ec97d2a9d814aa73cc7ede2fd0d617f">InstrEmitter::EmitDbgLabel</a>(<a class="code" href="classllvm_1_1SDDbgLabel.html">SDDbgLabel</a> *SD) {</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Label = SD-&gt;<a class="code" href="classllvm_1_1SDDbgLabel.html#a80de8f657edfeef20ee0335a08afe115">getLabel</a>();</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = SD-&gt;<a class="code" href="classllvm_1_1SDDbgLabel.html#a05d8a79c1a6647bee8cbddedad89c643">getDebugLoc</a>();</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;         <span class="stringliteral">&quot;Expected inlined-at fields to agree&quot;</span>);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::DBG_LABEL);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, DL, II);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(Label);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">return</span> &amp;*MIB;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/// EmitMachineNode - Generate machine code for a target-specific node and</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/// needed dependencies.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;EmitMachineNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">// Handle subreg insert/extract specially</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::EXTRACT_SUBREG ||</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      Opc == TargetOpcode::INSERT_SUBREG ||</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      Opc == TargetOpcode::SUBREG_TO_REG) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  }</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="comment">// Handle COPY_TO_REGCLASS specially.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::COPY_TO_REGCLASS) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    EmitCopyToRegClassNode(Node, VRBaseMap);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  }</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="comment">// Handle REG_SEQUENCE specially.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::REG_SEQUENCE) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::IMPLICIT_DEF)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">// We want a unique VR for each IMPLICIT_DEF use.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opc);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordtype">unsigned</span> NumResults = <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">CountResults</a>(Node);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *ScratchRegs = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="comment">// Handle STACKMAP and PATCHPOINT specially and then use the generic code.</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="comment">// Stackmaps do not have arguments and do not preserve their calling</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="comment">// convention. However, to simplify runtime support, they clobber the same</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="comment">// scratch registers as AnyRegCC.</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordtype">unsigned</span> CC = <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">if</span> (Opc == TargetOpcode::PATCHPOINT) {</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      CC = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(<a class="code" href="classllvm_1_1PatchPointOpers.html#aa4efbad25ba3f6a07bf6553dc378da35a324a51adc0452a062355eff454118979">PatchPointOpers::CCPos</a>);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      NumDefs = NumResults;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    }</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    ScratchRegs = TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a3e3337f413b4a84ba8cf0e3f917b0f13">getScratchRegisters</a>((<a class="code" href="classunsigned.html">CallingConv::ID</a>) CC);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordtype">unsigned</span> NumImpUses = 0;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordtype">unsigned</span> NodeOperands =</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a>(Node, II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - NumDefs, NumImpUses);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordtype">bool</span> HasPhysRegOuts = NumResults &gt; NumDefs &amp;&amp; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">getImplicitDefs</a>()!=<span class="keyword">nullptr</span>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordtype">unsigned</span> NumMIOperands = NodeOperands + NumResults;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordflow">if</span> (II.<a class="code" href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic</a>())</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumMIOperands &gt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;           <span class="stringliteral">&quot;Too few operands for a variadic node!&quot;</span>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumMIOperands &gt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;           NumMIOperands &lt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() + II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">getNumImplicitDefs</a>() +</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                            NumImpUses &amp;&amp;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;           <span class="stringliteral">&quot;#operands for dag node doesn&#39;t match .td file!&quot;</span>);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">// Create the new machine instruction.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), II);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">// Add result register values for things that are defined by this</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">if</span> (NumResults) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="comment">// Transfer any IR flags from the SDNode to the MachineInstr</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MIB.getInstr();</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>();</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#aa6b631bb5be7bd9030830066e233b43d">hasNoSignedZeros</a>())</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmNsz);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#ad7151494441671cb0f7c96502eb347e0">hasAllowReciprocal</a>())</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmArcp);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a81fe4feceabf2a2f4d8618ce02bedf8f">hasNoNaNs</a>())</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmNoNans);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a2ddae8c8b80eeb73835ae31badcd810d">hasNoInfs</a>())</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmNoInfs);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">hasAllowContract</a>())</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmContract);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#ac899d2a500e843f5b56b140c873cf571">hasApproximateFuncs</a>())</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmAfn);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#af745696c584503a9d31c56e997190d68">hasAllowReassociation</a>())</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::FmReassoc);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a7952a7f73530f15076b2d88a671ef480">hasNoUnsignedWrap</a>())</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::NoUWrap);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#ad03ee82e34dac079eca6da220393888d">hasNoSignedWrap</a>())</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::NoSWrap);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#abfbabca7da86a06f6c314ae5f59c2a8c">hasExact</a>())</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::IsExact);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keywordflow">if</span> (Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a553009edbcae99399c3064fad5128464">hasNoFPExcept</a>())</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::NoFPExcept);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="comment">// Emit all of the actual operands of this instruction, adding them to the</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="comment">// instruction as appropriate.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">bool</span> HasOptPRefs = NumDefs &gt; NumResults;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!HasOptPRefs || !HasPhysRegOuts) &amp;&amp;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;         <span class="stringliteral">&quot;Unable to cope with optional defs and phys regs defs!&quot;</span>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordtype">unsigned</span> NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumSkip; i != NodeOperands; ++i)</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    AddOperand(MIB, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i), i-NumSkip+NumDefs, &amp;II,</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;               VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>, IsClone, IsCloned);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="comment">// Add scratch registers as implicit def and early clobber</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">if</span> (ScratchRegs)</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; ScratchRegs[i]; ++i)</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      MIB.addReg(ScratchRegs[i], <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> |</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                 <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8acf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a>);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="comment">// Set the memory reference descriptions of this instruction now that it is</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="comment">// part of the function.</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  MIB.setMemRefs(cast&lt;MachineSDNode&gt;(Node)-&gt;memoperands());</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// Insert the instruction into position in the block. This needs to</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">// happen before any custom inserter hook is called so that the</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="comment">// hook knows where in the block to insert the replacement code.</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="comment">// The MachineInstr may also define physregs instead of virtregs.  These</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="comment">// physreg values can reach other instructions in different ways:</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="comment">// 1. When there is a use of a Node value beyond the explicitly defined</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="comment">//    virtual registers, we emit a CopyFromReg for one of the implicitly</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">//    defined physregs.  This only happens when HasPhysRegOuts is true.</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">// 2. A CopyFromReg reading a physreg may be glued to this instruction.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="comment">// 3. A glued instruction may implicitly use a physreg.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// 4. A glued instruction may use a RegisterSDNode operand.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">// Collect all the used physreg defs, and make sure that any unused physreg</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">// defs are marked as dead.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> UsedRegs;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="comment">// Additional results must be physical register defs.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">if</span> (HasPhysRegOuts) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumDefs; i &lt; NumResults; ++i) {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = II.getImplicitDefs()[i - NumDefs];</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">hasAnyUseOfValue</a>(i))</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      <span class="comment">// This implicitly defined physreg has a use.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      EmitCopyFromReg(Node, i, IsClone, IsCloned, Reg, VRBaseMap);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    }</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="comment">// Scan the glue chain for any used physregs.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>()-1) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7fcb517c3e5dd1957d6c71d23e431989">getGluedUser</a>(); <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>; <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getGluedUser()) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(cast&lt;RegisterSDNode&gt;(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOperand(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <span class="comment">// Skip CopyToReg nodes that are internal to the glue chain.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      <span class="comment">// Collect declared implicit uses.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getMachineOpcode());</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      UsedRegs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">getImplicitUses</a>(),</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                      MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">getImplicitUses</a>() + MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>());</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      <span class="comment">// In addition to declared implicit uses, we must also check for</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;      <span class="comment">// direct RegisterSDNode operands.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getNumOperands(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOperand(i))) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = R-&gt;getReg();</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;          <span class="keywordflow">if</span> (Reg.<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>())</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        }</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  }</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="comment">// Finally mark unused registers as dead.</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">if</span> (!UsedRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || II.getImplicitDefs() || II.hasOptionalDef())</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    MIB-&gt;setPhysRegsDeadExcept(UsedRegs, *TRI);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// Run post-isel target hook to adjust this instruction if needed.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">if</span> (II.hasPostISelHook())</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a99c48a76a7958e6cef5a8dc6683ab58f">AdjustInstrPostInstrSelection</a>(*MIB, Node);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;}</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/// EmitSpecialNode - Generate machine code for a target-independent node and</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/// needed dependencies.</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;EmitSpecialNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keywordflow">switch</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1f4346248feeb9d5c83ce930555936d1">dump</a>();</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;This target-independent node should have been selected!&quot;</span>);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>:</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;EntryToken should have been excluded from the schedule!&quot;</span>);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">ISD::MERGE_VALUES</a>:</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>: <span class="comment">// fall thru</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>: {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg) &amp;&amp; SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        SrcVal.<a class="code" href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">getMachineOpcode</a>() == TargetOpcode::IMPLICIT_DEF) {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <span class="comment">// Instead building a COPY to that vreg destination, build an</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      <span class="comment">// IMPLICIT_DEF instruction instead.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::IMPLICIT_DEF), DestReg);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(SrcVal))</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      SrcReg = R-&gt;getReg();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      SrcReg = getVR(SrcVal, VRBaseMap);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordflow">if</span> (SrcReg == DestReg) <span class="comment">// Coalesced away the copy? Ignore.</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY),</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;            DestReg).addReg(SrcReg);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>: {</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    EmitCopyFromReg(Node, 0, IsClone, IsCloned, SrcReg, VRBaseMap);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">ISD::EH_LABEL</a>:</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4f51e138b5e660cb9cce3ae4352c5f16">ISD::ANNOTATION_LABEL</a>: {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">ISD::EH_LABEL</a>)</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                       ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">TargetOpcode::EH_LABEL</a></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                       : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4f51e138b5e660cb9cce3ae4352c5f16">TargetOpcode::ANNOTATION_LABEL</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *S = cast&lt;LabelSDNode&gt;(Node)-&gt;getLabel();</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(),</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opc)).addSym(S);</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">ISD::LIFETIME_START</a>:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">ISD::LIFETIME_END</a>: {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordtype">unsigned</span> TarOp = (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">ISD::LIFETIME_START</a>) ?</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">TargetOpcode::LIFETIME_START</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">TargetOpcode::LIFETIME_END</a>;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FI = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a>&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TarOp))</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    .addFrameIndex(FI-&gt;<a class="code" href="classllvm_1_1FrameIndexSDNode.html#a1cf719b8c945859e29131c892774b21c">getIndex</a>());</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>:</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a>: {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordtype">unsigned</span> NumOps = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(NumOps-1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      --NumOps;  <span class="comment">// Ignore the glue operand.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="comment">// Create the inline asm machine instruction.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordtype">unsigned</span> TgtOpc = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                          ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">TargetOpcode::INLINEASM_BR</a></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                          : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">TargetOpcode::INLINEASM</a>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TgtOpc));</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="comment">// Add the asm string as an external symbol operand.</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AsmStrV = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca697a92728413dc065842407e006b87fe">InlineAsm::Op_AsmString</a>);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = cast&lt;ExternalSymbolSDNode&gt;(AsmStrV)-&gt;getSymbol();</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(AsmStr);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="comment">// Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">// bits.</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    int64_t ExtraInfo =</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca5c9183275c4ec573ab0f9ecc202ed26e">InlineAsm::Op_ExtraInfo</a>))-&gt;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                          getZExtValue();</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ExtraInfo);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="comment">// Remember to operand index of the group flags.</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> GroupIdx;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="comment">// Remember registers that are part of early-clobber defs.</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> ECRegs;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">// Add all of the operand registers to the instruction.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca">InlineAsm::Op_FirstOperand</a>; i != NumOps;) {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="keywordtype">unsigned</span> Flags =</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i))-&gt;getZExtValue();</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumVals = <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(Flags);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      GroupIdx.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Flags);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      ++i;  <span class="comment">// Skip the ID value.</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flags)) {</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Bad flags!&quot;</span>);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6">InlineAsm::Kind_RegDef</a>:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumVals; ++j, ++i) {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;          <span class="comment">// FIXME: Add dead flags for physical and virtual registers defined.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;          <span class="comment">// For now, mark physical register defs as implicit to help fast</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;          <span class="comment">// regalloc. This makes inline asm look a lot like calls.</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg,</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;                     <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> |</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;                         <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)));</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c">InlineAsm::Kind_RegDefEarlyClobber</a>:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca6cb34802ef5bc1245d2dac7edb2838be">InlineAsm::Kind_Clobber</a>:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumVals; ++j, ++i) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg,</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                     <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8acf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a> |</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                         <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)));</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          ECRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7">InlineAsm::Kind_RegUse</a>:  <span class="comment">// Use of register.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b">InlineAsm::Kind_Imm</a>:  <span class="comment">// Immediate.</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368">InlineAsm::Kind_Mem</a>:  <span class="comment">// Addressing mode.</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <span class="comment">// The addressing mode has been selected, just add all of the</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        <span class="comment">// operands to the machine instruction.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumVals; ++j, ++i)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;          AddOperand(MIB, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i), 0, <span class="keyword">nullptr</span>, VRBaseMap,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                     <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>, IsClone, IsCloned);</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        <span class="comment">// Manually set isTied bits.</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flags) == <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7">InlineAsm::Kind_RegUse</a>) {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;          <span class="keywordtype">unsigned</span> DefGroup = 0;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">InlineAsm::isUseOperandTiedToDef</a>(Flags, DefGroup)) {</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;            <span class="keywordtype">unsigned</span> DefIdx = GroupIdx[DefGroup] + 1;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;            <span class="keywordtype">unsigned</span> UseIdx = GroupIdx.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>() + 1;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumVals; ++j)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;              MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(DefIdx + j, UseIdx + j);</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;          }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        }</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    }</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="comment">// GCC inline assembly allows input operands to also be early-clobber</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="comment">// output operands (so long as the operand is written only after it&#39;s</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="comment">// used), but this does not match the semantics of our early-clobber flag.</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="comment">// If an early-clobber operand register is also an input operand register,</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="comment">// then remove the early-clobber flag.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : ECRegs) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      <span class="keywordflow">if</span> (MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, TRI)) {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO =</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;            MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">false</span>, <span class="keyword">false</span>, TRI);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO &amp;&amp; <span class="stringliteral">&quot;No def operand for clobbered register?&quot;</span>);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;        MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a9fcb795c017b82c1a259882b060ddc06">setIsEarlyClobber</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      }</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="comment">// Get the mdnode from the asm if it exists and add it to the instruction.</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MDV = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcaa7de3aedc6eaa004e9c6523f21fa4a53">InlineAsm::Op_MDNode</a>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *MD = cast&lt;MDNodeSDNode&gt;(MDV)-&gt;getMD();</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">if</span> (MD)</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">addMetadata</a>(MD);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  }</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  }</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;}</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/// at the given position in the given block.</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528"> 1160</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528">InstrEmitter::InstrEmitter</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *mbb,</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> insertpos)</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    : MF(mbb-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()), MRI(&amp;MF-&gt;getRegInfo()),</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      TII(MF-&gt;getSubtarget().getInstrInfo()),</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      TRI(MF-&gt;getSubtarget().getRegisterInfo()),</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      TLI(MF-&gt;getSubtarget().getTargetLowering()), MBB(mbb),</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      InsertPos(insertpos) {}</div><div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4f51e138b5e660cb9cce3ae4352c5f16"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4f51e138b5e660cb9cce3ae4352c5f16">llvm::ISD::ANNOTATION_LABEL</a></div><div class="ttdoc">ANNOTATION_LABEL - Represents a mid basic block label used by annotations. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00739">ISDOpcodes.h:739</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_abc4dad42316dd9cadf23b5695982d743"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const</div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00569">MCInstrDesc.h:569</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">llvm::ISD::LIFETIME_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00907">ISDOpcodes.h:907</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a43b17086332549bdb85c8733ffb1d1ed"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a43b17086332549bdb85c8733ffb1d1ed">llvm::MachineInstrBuilder::addMetadata</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMetadata(const MDNode *MD) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00227">MachineInstrBuilder.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00120">MachineConstantPool.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01811">SelectionDAGNodes.h:1811</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_aa6b631bb5be7bd9030830066e233b43d"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#aa6b631bb5be7bd9030830066e233b43d">llvm::SDNodeFlags::hasNoSignedZeros</a></div><div class="ttdeci">bool hasNoSignedZeros() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00464">SelectionDAGNodes.h:464</a></div></div>
<div class="ttc" id="IR_2DebugInfo_8h_html"><div class="ttname"><a href="IR_2DebugInfo_8h.html">DebugInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">llvm::HexagonISD::JT</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00051">HexagonISelLowering.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00663">SelectionDAGNodes.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_a5b0ad9ea150c7cc4d51743ca2038f528"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528">llvm::InstrEmitter::InstrEmitter</a></div><div class="ttdeci">InstrEmitter(MachineBasicBlock *mbb, MachineBasicBlock::iterator insertpos)</div><div class="ttdoc">InstrEmitter - Construct an InstrEmitter and set it to start inserting at the given position in the g...</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l01160">InstrEmitter.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a4d552e7a12376c31c2ac90ee9deb3355"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const</div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00591">MCInstrDesc.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ad317f310df4e37597d313cd4e6c82df6"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ad317f310df4e37597d313cd4e6c82df6">llvm::SDDbgValue::getSDNode</a></div><div class="ttdeci">SDNode * getSDNode() const</div><div class="ttdoc">Returns the SDNode* for a register ref. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00099">SDNodeDbgValue.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_aa041c9375782c6ab2d0b6c24fd986630"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#aa041c9375782c6ab2d0b6c24fd986630">llvm::SDDbgValue::isInvalidated</a></div><div class="ttdeci">bool isInvalidated() const</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00127">SDNodeDbgValue.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00041">MCSymbol.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01001">SelectionDAGNodes.h:1001</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ae7b0a4ffda55bfebe88d9fd59c5d019c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">llvm::MCInstrDesc::getImplicitUses</a></div><div class="ttdeci">const MCPhysReg * getImplicitUses() const</div><div class="ttdoc">Return a list of registers that are potentially read by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00566">MCInstrDesc.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ae77e165206b5171c2e43a90014006669"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ae77e165206b5171c2e43a90014006669">llvm::SDDbgValue::setIsEmitted</a></div><div class="ttdeci">void setIsEmitted()</div><div class="ttdoc">setIsEmitted / isEmitted - Getter/Setter for flag indicating that this SDDbgValue has been emitted to...</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00131">SDNodeDbgValue.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac2090a63769fa3e7ba2e0eadbe57309e"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac2090a63769fa3e7ba2e0eadbe57309e">llvm::MachineInstrBuilder::addJumpTableIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addJumpTableIndex(unsigned Idx, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00162">MachineInstrBuilder.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1TargetIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1TargetIndexSDNode.html">llvm::TargetIndexSDNode</a></div><div class="ttdoc">Completely target-dependent object reference. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01874">SelectionDAGNodes.h:1874</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a1f96cb00e960130502951d1d5d5b9d78"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a1f96cb00e960130502951d1d5d5b9d78">llvm::SDDbgValue::getConst</a></div><div class="ttdeci">const Value * getConst() const</div><div class="ttdoc">Returns the Value* for a constant. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00105">SDNodeDbgValue.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_a6a91d391f3b91e549c1514468966f4e6"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">llvm::InstrEmitter::CountResults</a></div><div class="ttdeci">static unsigned CountResults(SDNode *Node)</div><div class="ttdoc">CountResults - The results of target nodes have register or immediate operands first, then an optional chain, and optional flag operands (which do not go into the machine instrs.) </div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00044">InstrEmitter.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b">llvm::InlineAsm::Kind_Imm</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00234">InlineAsm.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00872">Metadata.h:872</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7a6096cff14db41b299758115c6e261c"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">llvm::SDNode::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result as a simple type. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01007">SelectionDAGNodes.h:1007</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html_aa4efbad25ba3f6a07bf6553dc378da35a324a51adc0452a062355eff454118979"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#aa4efbad25ba3f6a07bf6553dc378da35a324a51adc0452a062355eff454118979">llvm::PatchPointOpers::CCPos</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00079">StackMaps.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae732bb2af97bb93b56a387a55e9b4b41"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">llvm::SDNode::getFlags</a></div><div class="ttdeci">const SDNodeFlags getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00989">SelectionDAGNodes.h:989</a></div></div>
<div class="ttc" id="classllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00044">User.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7">llvm::InlineAsm::Kind_RegUse</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00230">InlineAsm.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a036861aad0807bb31d5176c167c3a104"><div class="ttname"><a href="classllvm_1_1SDNode.html#a036861aad0807bb31d5176c167c3a104">llvm::SDNode::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Return the source location info. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00753">SelectionDAGNodes.h:753</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">llvm::ISD::EntryToken</a></div><div class="ttdoc">EntryToken - This is the marker used to indicate the start of a region. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00046">ISDOpcodes.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aa61b16dbbaf7183dfd648ad1e12fb21e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">llvm::InlineAsm::isUseOperandTiedToDef</a></div><div class="ttdeci">static bool isUseOperandTiedToDef(unsigned Flag, unsigned &amp;Idx)</div><div class="ttdoc">isUseOperandTiedToDef - Return true if the flag of the inline asm operand indicates it is an use oper...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00342">InlineAsm.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a342c0d4e8e59b30daefe9a05bc2098bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one node using value ResNo of Node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01197">SelectionDAGNodes.h:1197</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946a6e7955fc4c0344bcf421f922948b73d2"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a6e7955fc4c0344bcf421f922948b73d2">llvm::SDDbgValue::VREG</a></div><div class="ttdoc">Value is a virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00036">SDNodeDbgValue.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8b4a01edde03fcd7214971b990f57dea"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8b4a01edde03fcd7214971b990f57dea">llvm::SDValue::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01201">SelectionDAGNodes.h:1201</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a661df03f90139a38385bd0bf29272212"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a661df03f90139a38385bd0bf29272212">llvm::SDDbgValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const</div><div class="ttdoc">Returns the ResNo for a register ref. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00102">SDNodeDbgValue.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01713">SelectionDAGNodes.h:1713</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_ac899d2a500e843f5b56b140c873cf571"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#ac899d2a500e843f5b56b140c873cf571">llvm::SDNodeFlags::hasApproximateFuncs</a></div><div class="ttdeci">bool hasApproximateFuncs() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00468">SelectionDAGNodes.h:468</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_add8dfaa47446108bddad7a903dc889b8"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#add8dfaa47446108bddad7a903dc889b8">llvm::SDDbgValue::getVReg</a></div><div class="ttdeci">unsigned getVReg() const</div><div class="ttdoc">Returns the Virtual Register for a VReg. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00111">SDNodeDbgValue.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="InstrEmitter_8cpp_html_abd91164ea6e2a2743f18de68d6f20755"><div class="ttname"><a href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a></div><div class="ttdeci">const unsigned MinRCSize</div><div class="ttdoc">MinRCSize - Smallest register class we allow when constraining virtual registers. ...</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00039">InstrEmitter.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00195">DenseMap.h:195</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a553009edbcae99399c3064fad5128464"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a553009edbcae99399c3064fad5128464">llvm::SDNodeFlags::hasNoFPExcept</a></div><div class="ttdeci">bool hasNoFPExcept() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00470">SelectionDAGNodes.h:470</a></div></div>
<div class="ttc" id="namespacellvm_html_a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d"><div class="ttname"><a href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::DiagnosticPredicateTy::Match</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a6b598824b0882006d890d650ad1e2926"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a6b598824b0882006d890d650ad1e2926">llvm::SDDbgValue::getFrameIx</a></div><div class="ttdeci">unsigned getFrameIx() const</div><div class="ttdoc">Returns the FrameIx for a stack object. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00108">SDNodeDbgValue.h:108</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">llvm::HexagonISD::CP</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00052">HexagonISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdoc">CopyToReg - This node has three operands: a chain, a register number to set to this value...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00171">ISDOpcodes.h:171</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b9b99850c9e948f81b0fede82b439db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const</div><div class="ttdoc">Returns the largest legal sub-class of RC that supports the sub-register index Idx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00552">TargetRegisterInfo.h:552</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01605">SelectionDAGNodes.h:1605</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_acaf4466fb8b9a459c596aa5161423715"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#acaf4466fb8b9a459c596aa5161423715">llvm::MachineInstrBuilder::addConstantPoolIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addConstantPoolIndex(unsigned Idx, int Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00149">MachineInstrBuilder.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9fcb795c017b82c1a259882b060ddc06"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9fcb795c017b82c1a259882b060ddc06">llvm::MachineOperand::setIsEarlyClobber</a></div><div class="ttdeci">void setIsEarlyClobber(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00521">MachineOperand.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728">llvm::SDDbgValue::FRAMEIX</a></div><div class="ttdoc">Value is contents of a stack location. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00035">SDNodeDbgValue.h:35</a></div></div>
<div class="ttc" id="SDNodeDbgValue_8h_html"><div class="ttname"><a href="SDNodeDbgValue_8h.html">SDNodeDbgValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0aba33f2dcf1220173b9d3608fecc3df"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent=false) const</div><div class="ttdoc">Return the register class that should be used for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00707">TargetLowering.h:707</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_abfbabca7da86a06f6c314ae5f59c2a8c"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#abfbabca7da86a06f6c314ae5f59c2a8c">llvm::SDNodeFlags::hasExact</a></div><div class="ttdeci">bool hasExact() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00461">SelectionDAGNodes.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ae092f1fe74bd6274ce1c27d6e2acd5c0"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ae092f1fe74bd6274ce1c27d6e2acd5c0">llvm::SDDbgValue::getVariable</a></div><div class="ttdeci">DIVariable * getVariable() const</div><div class="ttdoc">Returns the DIVariable pointer for the variable. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00093">SDNodeDbgValue.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab264f7ff8135f18cdb4261875fef0a5f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab264f7ff8135f18cdb4261875fef0a5f">llvm::TargetRegisterInfo::isDivergentRegClass</a></div><div class="ttdeci">virtual bool isDivergentRegClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if the register class is considered divergent. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00490">TargetRegisterInfo.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a99fae8aec58bb5dd4b53f1a5f92b464a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a99fae8aec58bb5dd4b53f1a5f92b464a">llvm::MachineInstrBuilder::addFPImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFPImm(const ConstantFP *Val) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00132">MachineInstrBuilder.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a9310d5edbffe9ff4ae757f583e6da605"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a9310d5edbffe9ff4ae757f583e6da605">llvm::SDDbgValue::getKind</a></div><div class="ttdeci">DbgValueKind getKind() const</div><div class="ttdoc">Returns the kind. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00090">SDNodeDbgValue.h:90</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adaf5c0a9d9f810432a85bd299081e0a7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">llvm::TargetRegisterInfo::isTypeLegalForClass</a></div><div class="ttdeci">bool isTypeLegalForClass(const TargetRegisterClass &amp;RC, MVT T) const</div><div class="ttdoc">Return true if the given TargetRegisterClass has the ValueType T. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00288">TargetRegisterInfo.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1User_html_abe1de1520a21f77ac57cc210bf0fb0b4"><div class="ttname"><a href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">llvm::User::getOperand</a></div><div class="ttdeci">Value * getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00169">User.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="namespacellvm_html_a99c415088c860bfbf2cefd2f9be84a3d"><div class="ttname"><a href="namespacellvm.html#a99c415088c860bfbf2cefd2f9be84a3d">llvm::getDebugRegState</a></div><div class="ttdeci">unsigned getDebugRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00488">MachineInstrBuilder.h:488</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_ad7151494441671cb0f7c96502eb347e0"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#ad7151494441671cb0f7c96502eb347e0">llvm::SDNodeFlags::hasAllowReciprocal</a></div><div class="ttdeci">bool hasAllowReciprocal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00465">SelectionDAGNodes.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">llvm::ISD::LIFETIME_START</a></div><div class="ttdoc">This corresponds to the llvm.lifetime. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00907">ISDOpcodes.h:907</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_acbcc973a299b6f8733774668210b5227"><div class="ttname"><a href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const</div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00169">SelectionDAGNodes.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a9fa89f1aea1c4185e807c64ffbc97194"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a9fa89f1aea1c4185e807c64ffbc97194">llvm::SDNodeFlags::hasAllowContract</a></div><div class="ttdeci">bool hasAllowContract() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00467">SelectionDAGNodes.h:467</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00998">SelectionDAGNodes.h:998</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html">llvm::RegisterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02040">SelectionDAGNodes.h:2040</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a1eb8504bab5f794778d82db6ac829923"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::erase</a></div><div class="ttdeci">bool erase(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00272">DenseMap.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a638a56bb5f6e95769be4299d90076855"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00588">MCInstrDesc.h:588</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6">llvm::InlineAsm::Kind_RegDef</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00231">InlineAsm.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca6cb34802ef5bc1245d2dac7edb2838be"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca6cb34802ef5bc1245d2dac7edb2838be">llvm::InlineAsm::Kind_Clobber</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00233">InlineAsm.h:233</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8acf55f329675ba5045a4863c7a018209b"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8acf55f329675ba5045a4863c7a018209b">llvm::RegState::EarlyClobber</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00049">MachineInstrBuilder.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01790">SelectionDAGNodes.h:1790</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00166">SmallVector.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aee80f5a5963a5f9b82d9ee7f6dca7526"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aee80f5a5963a5f9b82d9ee7f6dca7526">llvm::MachineInstrBuilder::addCImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addCImm(const ConstantInt *Val) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00127">MachineInstrBuilder.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlockSDNode_html"><div class="ttname"><a href="classllvm_1_1BasicBlockSDNode.html">llvm::BasicBlockSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01895">SelectionDAGNodes.h:1895</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a560b9033e7d2c267cf51dbf4244ecf10"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const</div><div class="ttdoc">Set if this operand is a optional def. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00104">MCInstrDesc.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca5c9183275c4ec573ab0f9ecc202ed26e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca5c9183275c4ec573ab0f9ecc202ed26e">llvm::InlineAsm::Op_ExtraInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00211">InlineAsm.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ade5781c13cce7ee39fe5cc54dcebccd8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const</div><div class="ttdoc">Return true if this instruction can have a variable number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00263">MCInstrDesc.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab6ea142f5ae930a660fbb4105ef42a98"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab6ea142f5ae930a660fbb4105ef42a98">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const</div><div class="ttdoc">Return true if there are any use of the indicated value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09049">SelectionDAG.cpp:9049</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a75627d4da511ed986e105457709de4ae"><div class="ttname"><a href="classllvm_1_1SDValue.html#a75627d4da511ed986e105457709de4ae">llvm::SDValue::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01181">SelectionDAGNodes.h:1181</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7fcb517c3e5dd1957d6c71d23e431989"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7fcb517c3e5dd1957d6c71d23e431989">llvm::SDNode::getGluedUser</a></div><div class="ttdeci">SDNode * getGluedUser() const</div><div class="ttdoc">If this node has a glue value with a user, return the user (there is at most one). </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00982">SelectionDAGNodes.h:982</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_aa48b3b7e554b44f4e513d5dd8d9f9343"><div class="ttname"><a href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">TypeSize getTypeAllocSize(Type *Ty) const</div><div class="ttdoc">Returns the offset in bytes between successive objects of the specified type, including alignment pad...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00486">DataLayout.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double]. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdoc">getNumOperandRegisters - Extract the number of registers field from the inline asm operand flag...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00336">InlineAsm.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a086b669374187a18c0744d8373bcfd1a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a086b669374187a18c0744d8373bcfd1a">llvm::DataLayout::getPrefTypeAlignment</a></div><div class="ttdeci">unsigned getPrefTypeAlignment(Type *Ty) const</div><div class="ttdoc">Returns the preferred stack/global alignment for the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00765">DataLayout.cpp:765</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aba86b0738c2ab2a52688b846c45bfe59"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">llvm::MachineInstr::setFlag</a></div><div class="ttdeci">void setFlag(MIFlag Flag)</div><div class="ttdoc">Set a MI flag. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00317">MachineInstr.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_adef073885c881f48920ff6a8b4b36163"><div class="ttname"><a href="classllvm_1_1SDValue.html#adef073885c881f48920ff6a8b4b36163">llvm::SDValue::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01185">SelectionDAGNodes.h:1185</a></div></div>
<div class="ttc" id="classllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02074">SelectionDAGNodes.h:2074</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a81fe4feceabf2a2f4d8618ce02bedf8f"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a81fe4feceabf2a2f4d8618ce02bedf8f">llvm::SDNodeFlags::hasNoNaNs</a></div><div class="ttdeci">bool hasNoNaNs() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00462">SelectionDAGNodes.h:462</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9ad70dffa73dcf15ca0495024b92a4c3"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">llvm::MachineInstrBuilder::addRegMask</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addRegMask(const uint32_t *Mask) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00188">MachineInstrBuilder.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae61e5f4b796419c0912a891100b46916"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">llvm::InlineAsm::getKind</a></div><div class="ttdeci">static unsigned getKind(unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00325">InlineAsm.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af14d27fb00fd2058e8da7eec1489df19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</div><div class="ttdoc">Return a subclass of the specified register class A so that each register in it has a sub-register of...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00263">TargetRegisterInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcaa7de3aedc6eaa004e9c6523f21fa4a53"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcaa7de3aedc6eaa004e9c6523f21fa4a53">llvm::InlineAsm::Op_MDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00210">InlineAsm.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">llvm::NVPTX::PTXCvtMode::RN</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00118">NVPTX.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a28701ca789f2f68ce1219af1c03cffaf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">llvm::MachineInstrBuilder::addSym</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addSym(MCSymbol *Sym, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00258">MachineInstrBuilder.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00501">MachineFunction.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a30628e4e1039b4f44d340c01dfdd564e"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a30628e4e1039b4f44d340c01dfdd564e">llvm::SDDbgValue::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const</div><div class="ttdoc">Returns the DebugLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00117">SDNodeDbgValue.h:117</a></div></div>
<div class="ttc" id="InstrEmitter_8h_html"><div class="ttname"><a href="InstrEmitter_8h.html">InstrEmitter.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00123">TargetRegisterInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ee93f7417bb2c7fb2355ee530a22d5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">llvm::MachineInstr::findRegisterDefOperand</a></div><div class="ttdeci">MachineOperand * findRegisterDefOperand(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01276">MachineInstr.h:1276</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">llvm::ISD::EH_LABEL</a></div><div class="ttdoc">EH_LABEL - Represents a label in mid basic block used to track locations needed for debug and excepti...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00733">ISDOpcodes.h:733</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a3e3337f413b4a84ba8cf0e3f917b0f13"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a3e3337f413b4a84ba8cf0e3f917b0f13">llvm::TargetLowering::getScratchRegisters</a></div><div class="ttdeci">virtual const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03750">TargetLowering.h:3750</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdoc">TokenFactor - This node takes multiple tokens as input and produces a single token result...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00051">ISDOpcodes.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1f4346248feeb9d5c83ce930555936d1"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1f4346248feeb9d5c83ce930555936d1">llvm::SDNode::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdoc">Dump this node, for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGDumper_8cpp_source.html#l00501">SelectionDAGDumper.cpp:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a63e8aa3008244904914b40e051d18826"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a63e8aa3008244904914b40e051d18826">llvm::SDDbgValue::getExpression</a></div><div class="ttdeci">DIExpression * getExpression() const</div><div class="ttdoc">Returns the DIExpression pointer for the expression. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00096">SDNodeDbgValue.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1User_html_addec638786f763d967811b45cb662f1f"><div class="ttname"><a href="classllvm_1_1User.html#addec638786f763d967811b45cb662f1f">llvm::User::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00191">User.h:191</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1ExternalSymbolSDNode_html"><div class="ttname"><a href="classllvm_1_1ExternalSymbolSDNode.html">llvm::ExternalSymbolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02116">SelectionDAGNodes.h:2116</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgLabel_html_a05d8a79c1a6647bee8cbddedad89c643"><div class="ttname"><a href="classllvm_1_1SDDbgLabel.html#a05d8a79c1a6647bee8cbddedad89c643">llvm::SDDbgLabel::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const</div><div class="ttdoc">Returns the DebugLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00157">SDNodeDbgValue.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f">llvm::SDDbgValue::CONST</a></div><div class="ttdoc">Value is a constant. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00034">SDNodeDbgValue.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca">llvm::InlineAsm::Op_FirstOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00212">InlineAsm.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad81039a93caf12aa52e19c054223cd13"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">llvm::TargetRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const</div><div class="ttdoc">Return the cost of copying a value between two registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00110">TargetRegisterInfo.h:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a28417243f8d25f74e598d78d7802c366"><div class="ttname"><a href="classllvm_1_1SDNode.html#a28417243f8d25f74e598d78d7802c366">llvm::SDNode::isDivergent</a></div><div class="ttdeci">bool isDivergent() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00726">SelectionDAGNodes.h:726</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac13bc95edb94f6383ead8eccba75603e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const</div><div class="ttdoc">Return true if the instruction is a &quot;coalescable&quot; extension instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00238">TargetInstrInfo.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a99c48a76a7958e6cef5a8dc6683ab58f"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a99c48a76a7958e6cef5a8dc6683ab58f">llvm::TargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">virtual void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the &amp;#39;hasPostISelHook&amp;#39; flag...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00299">SelectionDAGISel.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html_a1cf719b8c945859e29131c892774b21c"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html#a1cf719b8c945859e29131c892774b21c">llvm::FrameIndexSDNode::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01750">SelectionDAGNodes.h:1750</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a80b305b278aa0e04f80312e15b2b6d54"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">llvm::TargetLoweringBase::isTypeLegal</a></div><div class="ttdeci">bool isTypeLegal(EVT VT) const</div><div class="ttdoc">Return true if the target has native support for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00750">TargetLowering.h:750</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ace508ef3a3a65e611838989c4193e54e"><div class="ttname"><a href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">llvm::SDNode::uses</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; uses()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00823">SelectionDAGNodes.h:823</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c">llvm::InlineAsm::Kind_RegDefEarlyClobber</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00232">InlineAsm.h:232</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_ad03ee82e34dac079eca6da220393888d"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#ad03ee82e34dac079eca6da220393888d">llvm::SDNodeFlags::hasNoSignedWrap</a></div><div class="ttdeci">bool hasNoSignedWrap() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00460">SelectionDAGNodes.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b95a9806561854bf48f8f3828b271ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const</div><div class="ttdoc">Find the largest common subclass of A and B. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00249">TargetRegisterInfo.cpp:249</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterMaskSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterMaskSDNode.html">llvm::RegisterMaskSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02056">SelectionDAGNodes.h:2056</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html">llvm::SDNodeFlags</a></div><div class="ttdoc">These are IR-level optimization flags that may be propagated to SDNodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00357">SelectionDAGNodes.h:357</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba">llvm::SDDbgValue::SDNODE</a></div><div class="ttdoc">Value is the result of an expression. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00033">SDNodeDbgValue.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgLabel_html"><div class="ttname"><a href="classllvm_1_1SDDbgLabel.html">llvm::SDDbgLabel</a></div><div class="ttdoc">Holds the information from a dbg_label node through SDISel. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00144">SDNodeDbgValue.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="InstrEmitter_8cpp_html_ad63c17e29f648fc3ed1985977c520ae7"><div class="ttname"><a href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a></div><div class="ttdeci">static unsigned countOperands(SDNode *Node, unsigned NumExpUses, unsigned &amp;NumImpUses)</div><div class="ttdoc">countOperands - The inputs to target nodes have any actual inputs first, followed by an optional chai...</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00060">InstrEmitter.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a14af644ca4aff07a3768974c824ac9d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a14af644ca4aff07a3768974c824ac9d5">llvm::RegState::Debug</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00050">MachineInstrBuilder.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html">llvm::FrameIndexSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01739">SelectionDAGNodes.h:1739</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_html_a664166c0f38130d62cc5de72934946ae"><div class="ttname"><a href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">llvm::getImplRegState</a></div><div class="ttdeci">unsigned getImplRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00473">MachineInstrBuilder.h:473</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00082">DenseMap.h:82</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4f42667edde6e9cb80cfae6361e5e76a">llvm::CallingConv::AnyReg</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00062">CallingConv.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_a3ec97d2a9d814aa73cc7ede2fd0d617f"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a3ec97d2a9d814aa73cc7ede2fd0d617f">llvm::InstrEmitter::EmitDbgLabel</a></div><div class="ttdeci">MachineInstr * EmitDbgLabel(SDDbgLabel *SD)</div><div class="ttdoc">Generate machine instruction for a dbg_label node. </div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00766">InstrEmitter.cpp:766</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgLabel_html_a80de8f657edfeef20ee0335a08afe115"><div class="ttname"><a href="classllvm_1_1SDDbgLabel.html#a80de8f657edfeef20ee0335a08afe115">llvm::SDDbgLabel::getLabel</a></div><div class="ttdeci">MDNode * getLabel() const</div><div class="ttdoc">Returns the MDNode pointer for the label. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00154">SDNodeDbgValue.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368">llvm::InlineAsm::Kind_Mem</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00235">InlineAsm.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00190">TargetRegisterInfo.cpp:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca697a92728413dc065842407e006b87fe"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca697a92728413dc065842407e006b87fe">llvm::InlineAsm::Op_AsmString</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00209">InlineAsm.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00055">DenseMap.h:55</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html_a888e4670dbf452a3e62bbfd2970d2bf2"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html#a888e4670dbf452a3e62bbfd2970d2bf2">llvm::RegisterSDNode::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02049">SelectionDAGNodes.h:2049</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_af44979adbd28b99923238ffd69d37763"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">llvm::InstrEmitter::EmitDbgValue</a></div><div class="ttdeci">MachineInstr * EmitDbgValue(SDDbgValue *SD, DenseMap&lt; SDValue, unsigned &gt; &amp;VRBaseMap)</div><div class="ttdoc">EmitDbgValue - Generate machine instruction for a dbg_value node. </div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00677">InstrEmitter.cpp:677</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a91c8fd7879e62b4a76d8c23ecef7ef23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return the maximal subclass of the given register class that is allocatable or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00173">TargetRegisterInfo.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a90cd0589eba5e5112a68717f122f1fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const</div><div class="ttdoc">Helper method returns the integer value of a ConstantSDNode operand. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01597">SelectionDAGNodes.h:1597</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ac476ca9c302b9ba8d47ea7b02f6149f5"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const</div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00135">SelectionDAGNodes.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a7952a7f73530f15076b2d88a671ef480"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a7952a7f73530f15076b2d88a671ef480">llvm::SDNodeFlags::hasNoUnsignedWrap</a></div><div class="ttdeci">bool hasNoUnsignedWrap() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00459">SelectionDAGNodes.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00818">BasicAliasAnalysis.cpp:818</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_af745696c584503a9d31c56e997190d68"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#af745696c584503a9d31c56e997190d68">llvm::SDNodeFlags::hasAllowReassociation</a></div><div class="ttdeci">bool hasAllowReassociation() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00469">SelectionDAGNodes.h:469</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a2ddae8c8b80eeb73835ae31badcd810d"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a2ddae8c8b80eeb73835ae31badcd810d">llvm::SDNodeFlags::hasNoInfs</a></div><div class="ttdeci">bool hasNoInfs() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">llvm::ISD::MERGE_VALUES</a></div><div class="ttdoc">MERGE_VALUES - This node takes multiple discrete operands and returns them all as its individual resu...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00199">ISDOpcodes.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_af6fe41bd1c6914242c20b4917de0d3f4"><div class="ttname"><a href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">llvm::SDValue::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01157">SelectionDAGNodes.h:1157</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ae238ef844b7d208238cd654383931699"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ae238ef844b7d208238cd654383931699">llvm::SDDbgValue::isIndirect</a></div><div class="ttdeci">bool isIndirect() const</div><div class="ttdoc">Returns whether this is an indirect value. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00114">SDNodeDbgValue.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01579">SelectionDAGNodes.h:1579</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html">llvm::SDDbgValue</a></div><div class="ttdoc">Holds the information from a dbg_value node through SDISel. </div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00030">SDNodeDbgValue.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1c35cfe70f96953c788e230fd0566b34"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c35cfe70f96953c788e230fd0566b34">llvm::MachineInstrBuilder::addTargetIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addTargetIndex(unsigned Idx, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00155">MachineInstrBuilder.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01097">MachineFunction.cpp:1097</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6672df14319c2e931c3b2c583ea837c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00175">MachineInstrBuilder.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a834e9ac846bd81eaf3d3492ef7ea24da"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a834e9ac846bd81eaf3d3492ef7ea24da">llvm::MachineInstrBuilder::addBlockAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addBlockAddress(const BlockAddress *BA, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00181">MachineInstrBuilder.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01050">MachineInstr.cpp:1050</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:04 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
