// Seed: 963255196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[1+:-1] = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd4
) (
    id_1,
    _id_2,
    _id_3
);
  output wire _id_3;
  input wire _id_2;
  input wire id_1;
  integer [id_2 : -1] id_4;
  logic [-1 : -1 'b0 -  id_3] id_5;
  ;
  assign id_5[-1] = 1;
  logic id_6 = 1 | -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_4,
      id_4
  );
  logic id_7;
endmodule
