<PE_PROJECT_SETTINGS_DOCUMENTATION>
  <PE_product_version v="version 3.02 for Freescale HCS12(X) family"/>
  <PE_core_version v="Processor Expert Version 0444"/>

  <CPU_Bean name="Cpu" type="MC9S12XS256_80">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="Cpu"/>
      <CPU_type v="MC9S12XS128MAA"/>
      <list name="Shared clock settings - XDP512" v="1">
        <group name="Clock settings">
          <group name="Input clock">
            <Clock_type v="External clock source"/>
            <Clock_frequency__MHz_ v="16"/>
            <group name="Clock input pin">
              <Pin v="EXTAL"/>
              <Pin_signal v=""/>
            </group>
            <group name="Clock output pin">
              <Pin v="XTAL"/>
              <Pin_signal v=""/>
            </group>
          </group>
          <group name="Output clock">
            <boolgroup name="External clock" v="Enabled">
              <ECLK_pin v="PE4_ECLK"/>
              <ECLK_pin_signal v=""/>
              <ECLK_predivider v="Disabled"/>
              <ECLK_clock_rate v="ECLK = Bus clock rate"/>
            </boolgroup>
            <boolgroup name="Fixed external clock" v="Disabled" />
          </group>
          <group name="Low-power modes settings">
            <Pseudo_stop v="no"/>
            <Fast_wake_up_from_full_stop_mode v="no"/>
            <PLL_stops_in_wait_mode v="no"/>
          </group>
          <Clock_monitor v="Enter Self clock mode"/>
        </group>
      </list>
      <list name="Shared interrupts settings - XDP512" v="1">
        <group name="Interrupts initialization">
          <Initialization_priority v="interrupts enabled"/>
        </group>
      </list>
      <list name="Shared internal resource mapping - XDP512" v="1">
        <group name="Internal resource mapping">
          <Direct_page_mapping v="0"/>
          <group name="Interrupt/Reset vector table">
            <group name="Reset vector table">
              <Address v="65530"/>
              <Size v="6"/>
            </group>
            <group name="Interrupt vector table">
              <Address v="65296"/>
              <Size v="234"/>
              <Init_IVBR_register v="yes"/>
            </group>
          </group>
        </group>
      </list>
      <list name="Shared external bus and user mode - XDP512" v="1">
        <group name="External bus and user mode">
          <Boot_operating_mode v="Special single-chip"/>
          <boolgroup name="Operating mode switching" v="no" />
          <enumgroup name="Operating mode settings" v="Special single-chip">
          </enumgroup>
        </group>
      </list>
      <group name="Internal peripherals">
        <list name="Shared BDM Module Settings" v="1">
          <group name="BDM Debug support">
            <Stop_COP_and_RTI_in_Active_BDM_mode v="no"/>
          </group>
        </list>
        <list name="Internal Peripherals IO" v="1">
          <group name="I/O module">
            <list name="Shared Unused I/O" v="1">
              <enumgroup name="Initialize unused I/O pins" v="no initialization">
              </enumgroup>
            </list>
            <list name="Shared Unbonded I/O" v="1">
              <enumgroup name="Initialize not-bonded I/O pins" v="output">
                <Pull_resistor v="no initialization"/>
                <Output_value v="no initialization"/>
              </enumgroup>
            </list>
            <group name="PORT A">
              <Reduced_drive_for_port_A v="no"/>
            </group>
            <group name="PORT AD0L">
              <Reduced_drive_for_PAD00 v="no"/>
              <Reduced_drive_for_PAD01 v="no"/>
              <Reduced_drive_for_PAD02 v="no"/>
              <Reduced_drive_for_PAD03 v="no"/>
              <Reduced_drive_for_PAD04 v="no"/>
              <Reduced_drive_for_PAD05 v="no"/>
              <Reduced_drive_for_PAD06 v="no"/>
              <Reduced_drive_for_PAD07 v="no"/>
            </group>
            <group name="PORT B">
              <Reduced_drive_for_port_B v="no"/>
            </group>
            <group name="PORT E">
              <Reduced_drive_for_port_E v="no"/>
            </group>
            <group name="PORT J">
              <Reduced_drive_for_PJ6 v="no"/>
              <Reduced_drive_for_PJ7 v="no"/>
            </group>
            <group name="PORT M">
              <Reduced_drive_for_PM0 v="no"/>
              <Reduced_drive_for_PM1 v="no"/>
              <Reduced_drive_for_PM2 v="no"/>
              <Reduced_drive_for_PM3 v="no"/>
              <Reduced_drive_for_PM4 v="no"/>
              <Reduced_drive_for_PM5 v="no"/>
            </group>
            <group name="PORT P">
              <Reduced_drive_for_PP0 v="no"/>
              <Reduced_drive_for_PP1 v="no"/>
              <Reduced_drive_for_PP2 v="no"/>
              <Reduced_drive_for_PP3 v="no"/>
              <Reduced_drive_for_PP4 v="no"/>
              <Reduced_drive_for_PP5 v="no"/>
              <Reduced_drive_for_PP7 v="no"/>
            </group>
            <group name="PORT S">
              <Reduced_drive_for_PS0 v="no"/>
              <Reduced_drive_for_PS1 v="no"/>
              <Reduced_drive_for_PS2 v="no"/>
              <Reduced_drive_for_PS3 v="no"/>
            </group>
            <group name="PORT T">
              <Reduced_drive_for_PT0 v="no"/>
              <Reduced_drive_for_PT1 v="no"/>
              <Reduced_drive_for_PT2 v="no"/>
              <Reduced_drive_for_PT3 v="no"/>
              <Reduced_drive_for_PT4 v="no"/>
              <Reduced_drive_for_PT5 v="no"/>
              <Reduced_drive_for_PT6 v="no"/>
              <Reduced_drive_for_PT7 v="no"/>
            </group>
          </group>
        </list>
        <list name="Shared PIT Module Settings" v="1">
        </list>
        <list name="Shared PWM Module Settings" v="1">
        </list>
        <list name="Shared TIM module settings" v="1">
        </list>
        <list name="Shared VREG module settings" v="1">
          <group name="Voltage Regulator">
            <Voltage_Access v="Temperature sense"/>
            <High_Temperature v="no"/>
          </group>
        </list>
        <list name="Shared Security settings" v="1">
          <group name="FLASH">
            <enumgroup name="Security state" v="Not initialized">
            </enumgroup>
          </group>
        </list>
      </group>
      <list name="Shared CPU interrupts - XDP512" v="1">
        <group name="CPU interrupts/resets">
          <boolgroup name="Clock monitor reset" v="Disabled" />
          <boolgroup name="IllegalOpcode" v="Disabled" />
          <boolgroup name="SWI" v="Disabled" />
          <boolgroup name="LVD" v="Disabled" />
          <boolgroup name="PLL" v="Disabled" />
          <boolgroup name="SCM" v="Disabled" />
          <boolgroup name="Spurious interrupt" v="Disabled" />
          <boolgroup name="High temperature interrupt" v="Disabled" />
        </group>
      </list>
      <list name="Shared speed modes settings" v="1">
        <group name="Enabled speed modes">
          <boolgroup name="High speed mode" v="Enabled">
            <Internal_bus_clock v="40"/>
            <boolgroup name="PLL clock" v="Enabled">
              <Reference_divider v="Auto select"/>
              <PLL_multiplication_factor v="Auto select"/>
              <PLL_post_divider v="Auto select"/>
              <VCO_clock_frequency__MHz_ v="80"/>
              <Frequency_Modulation v="FM off"/>
            </boolgroup>
          </boolgroup>
          <boolgroup name="Low speed mode" v="Disabled" />
          <boolgroup name="Slow speed mode" v="Disabled" />
        </group>
      </list>
    </Properties>

    <Methods>
      <list name="SharedCpuMethods" v="1">
        <SetHighSpeed v="don&apos;t generate code"/>
        <SetLowSpeed v="don&apos;t generate code"/>
        <SetSlowSpeed v="don&apos;t generate code"/>
        <GetSpeedMode v="don&apos;t generate code"/>
        <EnableInt v="generate code"/>
        <DisableInt v="generate code"/>
        <SetWaitMode v="generate code"/>
        <SetStopMode v="generate code"/>
        <Delay100US v="don&apos;t generate code"/>
        <SetIPL v="don&apos;t generate code"/>
        <GetLowVoltageFlag v="don&apos;t generate code"/>
        <GetPllLockStatusFlag v="don&apos;t generate code"/>
        <GetResetSource v="don&apos;t generate code"/>
      </list>
    </Methods>

    <Events>
      <Event_module_name v="Events"/>
      <list name="SharedCpuEvents" v="1">
        <event name="OnReset" v="don&apos;t generate code" />
        <event name="OnClockMonitorReset" v="don&apos;t generate code" />
        <event name="OnIllegalOpcode" v="don&apos;t generate code" />
        <event name="OnSwINT" v="don&apos;t generate code" />
        <event name="OnLvdStatusChanged" v="don&apos;t generate code" />
        <event name="OnHighTemperatureStatusChanged" v="don&apos;t generate code" />
        <event name="OnPllLockStatusChanged" v="don&apos;t generate code" />
        <event name="OnSCMChanged" v="don&apos;t generate code" />
        <event name="OnSpuriousInterrupt" v="don&apos;t generate code" />
      </list>
    </Events>
    <Compiler v="CodeWarrior HC12X C Compiler"/>

    <CompilerProperties>
      <Compiler v="CodeWarrior HCS12X C Compiler"/>
      <enumgroup name="Unhandled interrupts" v="One handler for all">
        <Interrupt_priority v="Don&apos;t initialize"/>
        <Unhandled_int_code>
/*lint -save -e950 Disable MISRA rule (1.1) checking. */
asm(BGND);
/*lint -restore Enable MISRA rule (1.1) checking. */
        </Unhandled_int_code>
      </enumgroup>
      <Generate_macros v="yes"/>
      <group name="User initialization">
        <User_data_declarations>
        </User_data_declarations>
        <User_code_before_PE_initialization>
        </User_code_before_PE_initialization>
        <User_code_after_PE_initialization>
        </User_code_after_PE_initialization>
      </group>
      <Memory_model v="Banked"/>
      <boolgroup name="Generate PRM file" v="yes">
        <enumgroup name="Stack specification" v="size">
          <Stack_size v="128"/>
        </enumgroup>
        <group name="Memory segments">
          <Set_default_memory_segments v="Click to set default &gt;"/>
          <list name="ROM/RAM segments" v="9">
            <boolgroup name="Segment0" v="Enabled">
              <Name v="RAM"/>
              <Qualifier v="READ_WRITE"/>
              <Address v="8192"/>
              <Size v="8192"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment1" v="Disabled" />
            <boolgroup name="Segment2" v="Enabled">
              <Name v="ROM_C000"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="49152"/>
              <Size v="16128"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment3" v="Enabled">
              <Name v="PAGE_F8"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8257536"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment4" v="Enabled">
              <Name v="PAGE_F9"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8273920"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment5" v="Enabled">
              <Name v="PAGE_FA"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8290304"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment6" v="Enabled">
              <Name v="PAGE_FB"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8306688"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment7" v="Enabled">
              <Name v="PAGE_FC"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8323072"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
            <boolgroup name="Segment8" v="Enabled">
              <Name v="PAGE_FE"/>
              <Qualifier v="READ_ONLY"/>
              <Address v="8355840"/>
              <Size v="16384"/>
              <boolgroup name="Relocation" v="Disabled" />
              <boolgroup name="Align" v="Disabled" />
              <boolgroup name="Fill pattern" v="Disabled" />
              <Code_overlapping v="overlapping not specified"/>
              <Const_data_overlapping v="overlapping not specified"/>
            </boolgroup>
          </list>
        </group>
        <list name="C_ImportUserPlacement" v="1">
          <boolgroup name="Customize placement" v="Disabled" />
        </list>
      </boolgroup>
    </CompilerProperties>
  </CPU_Bean>

  <Bean name="SCL" type="BitIO">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="SCL"/>
      <Pin_for_I_O v="PB3"/>
      <Pin_signal v=""/>
      <Pull_resistor v="pull up"/>
      <Open_drain v="push-pull"/>
      <Reduced_drive_for_port_B v="no"/>
      <Direction v="Output"/>
      <group name="Initialization">
        <Init__direction v="Output"/>
        <Init__value v="0"/>
      </group>
      <Safe_mode v="yes"/>
      <Optimization_for v="speed"/>
    </Properties>

    <Methods>
      <GetDir v="don&apos;t generate code"/>
      <SetDir v="don&apos;t generate code"/>
      <SetInput v="don&apos;t generate code"/>
      <SetOutput v="don&apos;t generate code"/>
      <GetVal v="generate code"/>
      <PutVal v="generate code"/>
      <ClrVal v="generate code"/>
      <SetVal v="generate code"/>
      <NegVal v="don&apos;t generate code"/>
      <GetRawVal v="don&apos;t generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

  <Bean name="SDA" type="BitIO">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="SDA"/>
      <Pin_for_I_O v="PB1"/>
      <Pin_signal v=""/>
      <Pull_resistor v="pull up"/>
      <Open_drain v="push-pull"/>
      <Reduced_drive_for_port_B v="no"/>
      <Direction v="Output"/>
      <group name="Initialization">
        <Init__direction v="Output"/>
        <Init__value v="0"/>
      </group>
      <Safe_mode v="yes"/>
      <Optimization_for v="speed"/>
    </Properties>

    <Methods>
      <GetDir v="don&apos;t generate code"/>
      <SetDir v="don&apos;t generate code"/>
      <SetInput v="don&apos;t generate code"/>
      <SetOutput v="don&apos;t generate code"/>
      <GetVal v="generate code"/>
      <PutVal v="generate code"/>
      <ClrVal v="generate code"/>
      <SetVal v="generate code"/>
      <NegVal v="don&apos;t generate code"/>
      <GetRawVal v="don&apos;t generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

  <Bean name="RES" type="BitIO">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="RES"/>
      <Pin_for_I_O v="PT7_IOC7_PWM7"/>
      <Pin_signal v=""/>
      <Pull_resistor v="pull up"/>
      <Open_drain v="push-pull"/>
      <Reduced_drive_for_PT7 v="no"/>
      <Direction v="Output"/>
      <group name="Initialization">
        <Init__direction v="Output"/>
        <Init__value v="0"/>
      </group>
      <Safe_mode v="yes"/>
      <Optimization_for v="speed"/>
    </Properties>

    <Methods>
      <GetDir v="don&apos;t generate code"/>
      <SetDir v="don&apos;t generate code"/>
      <SetInput v="don&apos;t generate code"/>
      <SetOutput v="don&apos;t generate code"/>
      <GetVal v="generate code"/>
      <PutVal v="generate code"/>
      <ClrVal v="generate code"/>
      <SetVal v="generate code"/>
      <NegVal v="don&apos;t generate code"/>
      <GetRawVal v="don&apos;t generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

  <Bean name="DC" type="BitIO">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="DC"/>
      <Pin_for_I_O v="PT5_IOC5_PWM5_VREGAPI"/>
      <Pin_signal v=""/>
      <Pull_resistor v="pull up"/>
      <Open_drain v="push-pull"/>
      <Reduced_drive_for_PT5 v="no"/>
      <Direction v="Output"/>
      <group name="Initialization">
        <Init__direction v="Output"/>
        <Init__value v="0"/>
      </group>
      <Safe_mode v="yes"/>
      <Optimization_for v="speed"/>
    </Properties>

    <Methods>
      <GetDir v="don&apos;t generate code"/>
      <SetDir v="don&apos;t generate code"/>
      <SetInput v="don&apos;t generate code"/>
      <SetOutput v="don&apos;t generate code"/>
      <GetVal v="generate code"/>
      <PutVal v="generate code"/>
      <ClrVal v="generate code"/>
      <SetVal v="generate code"/>
      <NegVal v="don&apos;t generate code"/>
      <GetRawVal v="don&apos;t generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

  <Bean name="CS" type="BitIO">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="CS"/>
      <Pin_for_I_O v="PT3_IOC3"/>
      <Pin_signal v=""/>
      <Pull_resistor v="pull up"/>
      <Open_drain v="push-pull"/>
      <Reduced_drive_for_PT3 v="no"/>
      <Direction v="Output"/>
      <group name="Initialization">
        <Init__direction v="Output"/>
        <Init__value v="0"/>
      </group>
      <Safe_mode v="yes"/>
      <Optimization_for v="speed"/>
    </Properties>

    <Methods>
      <GetDir v="don&apos;t generate code"/>
      <SetDir v="don&apos;t generate code"/>
      <SetInput v="don&apos;t generate code"/>
      <SetOutput v="don&apos;t generate code"/>
      <GetVal v="generate code"/>
      <PutVal v="generate code"/>
      <ClrVal v="generate code"/>
      <SetVal v="generate code"/>
      <NegVal v="don&apos;t generate code"/>
      <GetRawVal v="don&apos;t generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

</PE_PROJECT_SETTINGS_DOCUMENTATION>
