

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Sun Sep  8 19:25:50 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  18.680 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|    8307|  13939|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     67|    -|
|Register         |        -|    -|     140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|    8447|  14014|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|       7|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |      128|   0|   390|    444|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        0|   0|  7917|  13495|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |Total                                              |                                        |      128|   0|  8307|  13939|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |has_exited_12_fu_204_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_13_fu_220_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_14_fu_236_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_fu_188_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|   8|           4|           8|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  42|          8|    1|          8|
    |start_pc_address0_local  |  25|          5|    2|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  67|         13|    3|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   7|   0|    7|          0|
    |c_nbc_loc_fu_80                                                 |  32|   0|   32|          0|
    |c_nbi_loc_fu_84                                                 |  32|   0|   32|          0|
    |f_state_fetch_pc_20_reg_283                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_21_reg_293                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_22_reg_343                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_reg_273                                        |  15|   0|   15|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149_ap_start_reg  |   1|   0|    1|          0|
    |h_running_4_reg_313                                             |   1|   0|    1|          0|
    |h_running_5_reg_323                                             |   1|   0|    1|          0|
    |h_running_6_reg_333                                             |   1|   0|    1|          0|
    |h_running_reg_303                                               |   1|   0|    1|          0|
    |has_exited_12_reg_318                                           |   1|   0|    1|          0|
    |has_exited_13_reg_328                                           |   1|   0|    1|          0|
    |has_exited_14_reg_338                                           |   1|   0|    1|          0|
    |has_exited_reg_308                                              |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 140|   0|  140|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_nbc_loc = alloca i64 1"   --->   Operation 8 'alloca' 'c_nbc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_nbi_loc = alloca i64 1"   --->   Operation 9 'alloca' 'c_nbi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 10 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%start_pc_load = load i2 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 11 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%start_pc_load = load i2 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 12 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_state_fetch_pc = trunc i32 %start_pc_load" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 13 'trunc' 'f_state_fetch_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 14 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i2 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 15 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 16 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i2 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 16 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_20 = trunc i32 %start_pc_load_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 17 'trunc' 'f_state_fetch_pc_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%start_pc_addr_2 = getelementptr i32 %start_pc, i64 0, i64 2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 18 'getelementptr' 'start_pc_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (2.32ns)   --->   "%start_pc_load_2 = load i2 %start_pc_addr_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 19 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 20 [1/2] (2.32ns)   --->   "%start_pc_load_2 = load i2 %start_pc_addr_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 20 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_21 = trunc i32 %start_pc_load_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 21 'trunc' 'f_state_fetch_pc_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%start_pc_addr_3 = getelementptr i32 %start_pc, i64 0, i64 3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 22 'getelementptr' 'start_pc_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (2.32ns)   --->   "%start_pc_load_3 = load i2 %start_pc_addr_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 23 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 24 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 24 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%h_running = trunc i32 %running_hart_set_read" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 25 'trunc' 'h_running' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.97ns)   --->   "%has_exited = xor i1 %h_running, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 26 'xor' 'has_exited' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%h_running_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 27 'bitselect' 'h_running_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.97ns)   --->   "%has_exited_12 = xor i1 %h_running_4, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 28 'xor' 'has_exited_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%h_running_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 2" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 29 'bitselect' 'h_running_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.97ns)   --->   "%has_exited_13 = xor i1 %h_running_5, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 30 'xor' 'has_exited_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%h_running_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 3" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 31 'bitselect' 'h_running_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.97ns)   --->   "%has_exited_14 = xor i1 %h_running_6, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 32 'xor' 'has_exited_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/2] (2.32ns)   --->   "%start_pc_load_3 = load i2 %start_pc_addr_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 33 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_22 = trunc i32 %start_pc_load_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 34 'trunc' 'f_state_fetch_pc_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.58ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_14, i1 %has_exited_13, i1 %has_exited_12, i1 %has_exited, i15 %f_state_fetch_pc_22, i15 %f_state_fetch_pc_21, i15 %f_state_fetch_pc_20, i15 %f_state_fetch_pc, i1 %h_running_6, i1 %h_running_5, i1 %h_running_4, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 35 'call' 'call_ln56' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 36 [1/2] (2.55ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_14, i1 %has_exited_13, i1 %has_exited_12, i1 %has_exited, i15 %f_state_fetch_pc_22, i15 %f_state_fetch_pc_21, i15 %f_state_fetch_pc_20, i15 %f_state_fetch_pc, i1 %h_running_6, i1 %h_running_5, i1 %h_running_4, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 36 'call' 'call_ln56' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln102 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../../multihart_ip.cpp:102]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 60 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%c_nbi_loc_load = load i32 %c_nbi_loc"   --->   Operation 61 'load' 'c_nbi_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c_nbc_loc_load = load i32 %c_nbc_loc"   --->   Operation 62 'load' 'c_nbc_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.00ns)   --->   "%write_ln233 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %c_nbi_loc_load" [../../multihart_ip.cpp:233]   --->   Operation 63 'write' 'write_ln233' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 64 [1/1] (1.00ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %c_nbc_loc_load" [../../multihart_ip.cpp:234]   --->   Operation 64 'write' 'write_ln234' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln244 = ret" [../../multihart_ip.cpp:244]   --->   Operation 65 'ret' 'ret_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ running_hart_set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_pc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nb_cycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_nbc_loc                  (alloca                ) [ 00111111]
c_nbi_loc                  (alloca                ) [ 00111111]
start_pc_addr              (getelementptr         ) [ 00100000]
start_pc_load              (load                  ) [ 00000000]
f_state_fetch_pc           (trunc                 ) [ 00011110]
start_pc_addr_1            (getelementptr         ) [ 00010000]
start_pc_load_1            (load                  ) [ 00000000]
f_state_fetch_pc_20        (trunc                 ) [ 00001110]
start_pc_addr_2            (getelementptr         ) [ 00001000]
start_pc_load_2            (load                  ) [ 00000000]
f_state_fetch_pc_21        (trunc                 ) [ 00000110]
start_pc_addr_3            (getelementptr         ) [ 00000100]
running_hart_set_read      (read                  ) [ 00000000]
h_running                  (trunc                 ) [ 00000010]
has_exited                 (xor                   ) [ 00000010]
h_running_4                (bitselect             ) [ 00000010]
has_exited_12              (xor                   ) [ 00000010]
h_running_5                (bitselect             ) [ 00000010]
has_exited_13              (xor                   ) [ 00000010]
h_running_6                (bitselect             ) [ 00000010]
has_exited_14              (xor                   ) [ 00000010]
start_pc_load_3            (load                  ) [ 00000000]
f_state_fetch_pc_22        (trunc                 ) [ 00000010]
call_ln56                  (call                  ) [ 00000000]
spectopmodule_ln102        (spectopmodule         ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
c_nbi_loc_load             (load                  ) [ 00000000]
c_nbc_loc_load             (load                  ) [ 00000000]
write_ln233                (write                 ) [ 00000000]
write_ln234                (write                 ) [ 00000000]
ret_ln244                  (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="running_hart_set">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_hart_set"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nb_instruction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nb_cycle">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_cycle"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multihart_ip_Pipeline_VITIS_LOOP_193_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="c_nbc_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbc_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_nbi_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbi_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="running_hart_set_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_hart_set_read/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln233_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln233/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln234_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln234/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="start_pc_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pc_load/1 start_pc_load_1/2 start_pc_load_2/3 start_pc_load_3/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="start_pc_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="start_pc_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="start_pc_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_3/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="0" index="4" bw="1" slack="0"/>
<pin id="155" dir="0" index="5" bw="15" slack="0"/>
<pin id="156" dir="0" index="6" bw="15" slack="1"/>
<pin id="157" dir="0" index="7" bw="15" slack="2"/>
<pin id="158" dir="0" index="8" bw="15" slack="3"/>
<pin id="159" dir="0" index="9" bw="1" slack="0"/>
<pin id="160" dir="0" index="10" bw="1" slack="0"/>
<pin id="161" dir="0" index="11" bw="1" slack="0"/>
<pin id="162" dir="0" index="12" bw="1" slack="0"/>
<pin id="163" dir="0" index="13" bw="32" slack="0"/>
<pin id="164" dir="0" index="14" bw="32" slack="0"/>
<pin id="165" dir="0" index="15" bw="32" slack="4"/>
<pin id="166" dir="0" index="16" bw="32" slack="4"/>
<pin id="167" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="f_state_fetch_pc_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="f_state_fetch_pc_20_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_20/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="f_state_fetch_pc_21_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_21/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="h_running_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h_running/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="has_exited_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="h_running_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_4/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="has_exited_12_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_12/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="h_running_5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_5/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="has_exited_13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_13/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="h_running_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_6/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="has_exited_14_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_14/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="f_state_fetch_pc_22_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_22/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_nbi_loc_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="6"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbi_loc_load/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="c_nbc_loc_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="6"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbc_loc_load/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="c_nbc_loc_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="4"/>
<pin id="258" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="c_nbc_loc "/>
</bind>
</comp>

<comp id="262" class="1005" name="c_nbi_loc_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="4"/>
<pin id="264" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="c_nbi_loc "/>
</bind>
</comp>

<comp id="268" class="1005" name="start_pc_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="f_state_fetch_pc_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="3"/>
<pin id="275" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc "/>
</bind>
</comp>

<comp id="278" class="1005" name="start_pc_addr_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="f_state_fetch_pc_20_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="2"/>
<pin id="285" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_20 "/>
</bind>
</comp>

<comp id="288" class="1005" name="start_pc_addr_2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="f_state_fetch_pc_21_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="1"/>
<pin id="295" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_21 "/>
</bind>
</comp>

<comp id="298" class="1005" name="start_pc_addr_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="1"/>
<pin id="300" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="h_running_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running "/>
</bind>
</comp>

<comp id="308" class="1005" name="has_exited_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited "/>
</bind>
</comp>

<comp id="313" class="1005" name="h_running_4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="has_exited_12_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_12 "/>
</bind>
</comp>

<comp id="323" class="1005" name="h_running_5_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="has_exited_13_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="h_running_6_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_6 "/>
</bind>
</comp>

<comp id="338" class="1005" name="has_exited_14_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_14 "/>
</bind>
</comp>

<comp id="343" class="1005" name="f_state_fetch_pc_22_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="1"/>
<pin id="345" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="78" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="78" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="149" pin=13"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="149" pin=14"/></net>

<net id="174"><net_src comp="116" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="116" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="116" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="149" pin=12"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="149" pin=4"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="88" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="149" pin=11"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="149" pin=3"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="88" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="149" pin=10"/></net>

<net id="224"><net_src comp="211" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="88" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="149" pin=9"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="246"><net_src comp="116" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="149" pin=5"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="259"><net_src comp="80" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="149" pin=16"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="265"><net_src comp="84" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="149" pin=15"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="271"><net_src comp="108" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="276"><net_src comp="171" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="149" pin=8"/></net>

<net id="281"><net_src comp="122" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="286"><net_src comp="175" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="149" pin=7"/></net>

<net id="291"><net_src comp="131" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="296"><net_src comp="179" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="301"><net_src comp="140" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="306"><net_src comp="183" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="149" pin=12"/></net>

<net id="311"><net_src comp="188" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="316"><net_src comp="195" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="149" pin=11"/></net>

<net id="321"><net_src comp="204" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="326"><net_src comp="211" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="149" pin=10"/></net>

<net id="331"><net_src comp="220" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="336"><net_src comp="227" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="149" pin=9"/></net>

<net id="341"><net_src comp="236" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="346"><net_src comp="243" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="149" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram | {5 6 }
	Port: nb_instruction | {7 }
	Port: nb_cycle | {7 }
 - Input state : 
	Port: multihart_ip : running_hart_set | {5 }
	Port: multihart_ip : start_pc | {1 2 3 4 5 }
	Port: multihart_ip : code_ram | {5 6 }
	Port: multihart_ip : data_ram | {5 6 }
  - Chain level:
	State 1
		start_pc_load : 1
	State 2
		f_state_fetch_pc : 1
		start_pc_load_1 : 1
	State 3
		f_state_fetch_pc_20 : 1
		start_pc_load_2 : 1
	State 4
		f_state_fetch_pc_21 : 1
		start_pc_load_3 : 1
	State 5
		has_exited : 1
		has_exited_12 : 1
		has_exited_13 : 1
		has_exited_14 : 1
		f_state_fetch_pc_22 : 1
		call_ln56 : 1
	State 6
	State 7
		write_ln233 : 1
		write_ln234 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 | 23.5443 |   8186  |  10391  |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 has_exited_fu_188                 |    0    |    0    |    2    |
|    xor   |                has_exited_12_fu_204               |    0    |    0    |    2    |
|          |                has_exited_13_fu_220               |    0    |    0    |    2    |
|          |                has_exited_14_fu_236               |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |          running_hart_set_read_read_fu_88         |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln233_write_fu_94              |    0    |    0    |    0    |
|          |              write_ln234_write_fu_101             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              f_state_fetch_pc_fu_171              |    0    |    0    |    0    |
|          |             f_state_fetch_pc_20_fu_175            |    0    |    0    |    0    |
|   trunc  |             f_state_fetch_pc_21_fu_179            |    0    |    0    |    0    |
|          |                  h_running_fu_183                 |    0    |    0    |    0    |
|          |             f_state_fetch_pc_22_fu_243            |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 h_running_4_fu_195                |    0    |    0    |    0    |
| bitselect|                 h_running_5_fu_211                |    0    |    0    |    0    |
|          |                 h_running_6_fu_227                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 23.5443 |   8186  |  10399  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     c_nbc_loc_reg_256     |   32   |
|     c_nbi_loc_reg_262     |   32   |
|f_state_fetch_pc_20_reg_283|   15   |
|f_state_fetch_pc_21_reg_293|   15   |
|f_state_fetch_pc_22_reg_343|   15   |
|  f_state_fetch_pc_reg_273 |   15   |
|    h_running_4_reg_313    |    1   |
|    h_running_5_reg_323    |    1   |
|    h_running_6_reg_333    |    1   |
|     h_running_reg_303     |    1   |
|   has_exited_12_reg_318   |    1   |
|   has_exited_13_reg_328   |    1   |
|   has_exited_14_reg_338   |    1   |
|     has_exited_reg_308    |    1   |
|  start_pc_addr_1_reg_278  |    2   |
|  start_pc_addr_2_reg_288  |    2   |
|  start_pc_addr_3_reg_298  |    2   |
|   start_pc_addr_reg_268   |    2   |
+---------------------------+--------+
|           Total           |   140  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_116                 |  p0  |   8  |   2  |   16   ||    0    ||    42   |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p4  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p5  |   2  |  15  |   30   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p9  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p10 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p11 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 |  p12 |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   62   || 16.5958 ||    0    ||   123   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   23   |  8186  |  10399 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    0   |   123  |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |   40   |  8326  |  10522 |
+-----------+--------+--------+--------+
