ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_stm32h7xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../../init/rev3/config/Src/system_stm32h7xx.c"
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB144:
   1:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
   2:../../../init/rev3/config/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
   7:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *   user application:
   9:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  13:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  17:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  21:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  22:../../../init/rev3/config/Src/system_stm32h7xx.c ****   ******************************************************************************
  23:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @attention
  24:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  25:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * All rights reserved.
  27:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
  28:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * in the root directory of this software component.
  30:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 2


  32:../../../init/rev3/config/Src/system_stm32h7xx.c ****   ******************************************************************************
  33:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  34:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  35:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  36:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
  37:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  38:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  39:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  40:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
  41:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  42:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  43:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  44:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
  45:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  46:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  47:../../../init/rev3/config/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  48:../../../init/rev3/config/Src/system_stm32h7xx.c **** #include <math.h>
  49:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  50:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  51:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  52:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  53:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  54:../../../init/rev3/config/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  55:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  56:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  57:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  58:../../../init/rev3/config/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  59:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  60:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  61:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  62:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
  63:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
  64:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  65:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  66:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  67:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
  68:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  69:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  70:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
  71:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
  72:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  73:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  74:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  75:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
  76:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
  77:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  78:../../../init/rev3/config/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  79:../../../init/rev3/config/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  80:../../../init/rev3/config/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  81:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
  82:../../../init/rev3/config/Src/system_stm32h7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  83:../../../init/rev3/config/Src/system_stm32h7xx.c ****          configuration. */
  84:../../../init/rev3/config/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  85:../../../init/rev3/config/Src/system_stm32h7xx.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  86:../../../init/rev3/config/Src/system_stm32h7xx.c ****      remap of boot address selected */
  87:../../../init/rev3/config/Src/system_stm32h7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  88:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 3


  89:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  90:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
  91:../../../init/rev3/config/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  92:../../../init/rev3/config/Src/system_stm32h7xx.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  93:../../../init/rev3/config/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  94:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
  95:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
  96:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
  97:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
  98:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
  99:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 100:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 101:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 102:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 103:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 104:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 105:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 106:../../../init/rev3/config/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 107:../../../init/rev3/config/Src/system_stm32h7xx.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 108:../../../init/rev3/config/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 109:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 110:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 111:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 112:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 113:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 114:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 115:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 116:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 117:../../../init/rev3/config/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 118:../../../init/rev3/config/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x200. */
 119:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 120:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 121:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 122:../../../init/rev3/config/Src/system_stm32h7xx.c **** /******************************************************************************/
 123:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 124:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 125:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
 126:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 127:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 128:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 129:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
 130:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 131:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 132:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 133:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
 134:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 135:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 136:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 137:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
 138:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 139:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 140:../../../init/rev3/config/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 141:../../../init/rev3/config/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 142:../../../init/rev3/config/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 143:../../../init/rev3/config/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 144:../../../init/rev3/config/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 145:../../../init/rev3/config/Src/system_stm32h7xx.c ****                variable is updated automatically.
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 4


 146:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 147:../../../init/rev3/config/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 148:../../../init/rev3/config/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 149:../../../init/rev3/config/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 150:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 151:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 152:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
 153:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 154:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 155:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 156:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
 157:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 158:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 159:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 160:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @}
 161:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 162:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 163:../../../init/rev3/config/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 164:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @{
 165:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 166:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 167:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 168:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 169:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 170:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         configuration.
 171:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @param  None
 172:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @retval None
 173:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 174:../../../init/rev3/config/Src/system_stm32h7xx.c **** void SystemInit (void)
 175:../../../init/rev3/config/Src/system_stm32h7xx.c **** {
  28              		.loc 1 175 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 176:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 177:../../../init/rev3/config/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 178:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 179:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 180:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 181:../../../init/rev3/config/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 182:../../../init/rev3/config/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 182 5 view .LVU1
  34              		.loc 1 182 8 is_stmt 0 view .LVU2
  35 0000 274A     		ldr	r2, .L5
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37              		.loc 1 182 16 view .LVU3
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 183:../../../init/rev3/config/Src/system_stm32h7xx.c ****   #endif
 184:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 185:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 186:../../../init/rev3/config/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 187:../../../init/rev3/config/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  40              		.loc 1 187 3 is_stmt 1 view .LVU4
  41              		.loc 1 187 32 is_stmt 0 view .LVU5
  42 000e 254B     		ldr	r3, .L5+4
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 5


  43 0010 1B68     		ldr	r3, [r3]
  44 0012 03F00F03 		and	r3, r3, #15
  45              		.loc 1 187 5 view .LVU6
  46 0016 062B     		cmp	r3, #6
  47 0018 06D8     		bhi	.L2
 188:../../../init/rev3/config/Src/system_stm32h7xx.c ****   {
 189:../../../init/rev3/config/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 190:../../../init/rev3/config/Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  48              		.loc 1 190 2 is_stmt 1 view .LVU7
  49 001a 224A     		ldr	r2, .L5+4
  50 001c 1368     		ldr	r3, [r2]
  51 001e 23F00F03 		bic	r3, r3, #15
  52 0022 43F00703 		orr	r3, r3, #7
  53 0026 1360     		str	r3, [r2]
  54              	.L2:
 191:../../../init/rev3/config/Src/system_stm32h7xx.c ****   }
 192:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 193:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 194:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  55              		.loc 1 194 3 view .LVU8
  56              		.loc 1 194 6 is_stmt 0 view .LVU9
  57 0028 1F4B     		ldr	r3, .L5+8
  58 002a 1A68     		ldr	r2, [r3]
  59              		.loc 1 194 11 view .LVU10
  60 002c 42F00102 		orr	r2, r2, #1
  61 0030 1A60     		str	r2, [r3]
 195:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 196:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 197:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  62              		.loc 1 197 3 is_stmt 1 view .LVU11
  63              		.loc 1 197 13 is_stmt 0 view .LVU12
  64 0032 0022     		movs	r2, #0
  65 0034 1A61     		str	r2, [r3, #16]
 198:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 199:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 200:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  66              		.loc 1 200 3 is_stmt 1 view .LVU13
  67              		.loc 1 200 6 is_stmt 0 view .LVU14
  68 0036 1968     		ldr	r1, [r3]
  69              		.loc 1 200 11 view .LVU15
  70 0038 1C4A     		ldr	r2, .L5+12
  71 003a 0A40     		ands	r2, r2, r1
  72 003c 1A60     		str	r2, [r3]
 201:../../../init/rev3/config/Src/system_stm32h7xx.c ****   
 202:../../../init/rev3/config/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 203:../../../init/rev3/config/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  73              		.loc 1 203 3 is_stmt 1 view .LVU16
  74              		.loc 1 203 32 is_stmt 0 view .LVU17
  75 003e 194B     		ldr	r3, .L5+4
  76 0040 1B68     		ldr	r3, [r3]
  77              		.loc 1 203 5 view .LVU18
  78 0042 13F0080F 		tst	r3, #8
  79 0046 06D0     		beq	.L3
 204:../../../init/rev3/config/Src/system_stm32h7xx.c ****   {
 205:../../../init/rev3/config/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 206:../../../init/rev3/config/Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  80              		.loc 1 206 2 is_stmt 1 view .LVU19
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 6


  81 0048 164A     		ldr	r2, .L5+4
  82 004a 1368     		ldr	r3, [r2]
  83 004c 23F00F03 		bic	r3, r3, #15
  84 0050 43F00703 		orr	r3, r3, #7
  85 0054 1360     		str	r3, [r2]
  86              	.L3:
 207:../../../init/rev3/config/Src/system_stm32h7xx.c ****   }
 208:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 209:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 210:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 211:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  87              		.loc 1 211 3 view .LVU20
  88              		.loc 1 211 15 is_stmt 0 view .LVU21
  89 0056 144B     		ldr	r3, .L5+8
  90 0058 0022     		movs	r2, #0
  91 005a 9A61     		str	r2, [r3, #24]
 212:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 213:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 214:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  92              		.loc 1 214 3 is_stmt 1 view .LVU22
  93              		.loc 1 214 15 is_stmt 0 view .LVU23
  94 005c DA61     		str	r2, [r3, #28]
 215:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 216:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 217:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  95              		.loc 1 217 3 is_stmt 1 view .LVU24
  96              		.loc 1 217 15 is_stmt 0 view .LVU25
  97 005e 1A62     		str	r2, [r3, #32]
 218:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 219:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 220:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 221:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 222:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 223:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 224:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 225:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 226:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 227:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif
 228:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 229:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  98              		.loc 1 229 3 is_stmt 1 view .LVU26
  99              		.loc 1 229 18 is_stmt 0 view .LVU27
 100 0060 1349     		ldr	r1, .L5+16
 101 0062 9962     		str	r1, [r3, #40]
 230:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 231:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 232:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
 102              		.loc 1 232 3 is_stmt 1 view .LVU28
 103              		.loc 1 232 16 is_stmt 0 view .LVU29
 104 0064 1349     		ldr	r1, .L5+20
 105 0066 D962     		str	r1, [r3, #44]
 233:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 234:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 106              		.loc 1 234 3 is_stmt 1 view .LVU30
 107              		.loc 1 234 17 is_stmt 0 view .LVU31
 108 0068 1349     		ldr	r1, .L5+24
 109 006a 1963     		str	r1, [r3, #48]
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 7


 235:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 236:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 110              		.loc 1 236 3 is_stmt 1 view .LVU32
 111              		.loc 1 236 18 is_stmt 0 view .LVU33
 112 006c 5A63     		str	r2, [r3, #52]
 237:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 238:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 239:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 113              		.loc 1 239 3 is_stmt 1 view .LVU34
 114              		.loc 1 239 17 is_stmt 0 view .LVU35
 115 006e 9963     		str	r1, [r3, #56]
 240:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 241:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 242:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 243:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 116              		.loc 1 243 3 is_stmt 1 view .LVU36
 117              		.loc 1 243 18 is_stmt 0 view .LVU37
 118 0070 DA63     		str	r2, [r3, #60]
 244:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 245:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 119              		.loc 1 245 3 is_stmt 1 view .LVU38
 120              		.loc 1 245 17 is_stmt 0 view .LVU39
 121 0072 1964     		str	r1, [r3, #64]
 246:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 247:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 248:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 122              		.loc 1 248 3 is_stmt 1 view .LVU40
 123              		.loc 1 248 18 is_stmt 0 view .LVU41
 124 0074 5A64     		str	r2, [r3, #68]
 249:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 250:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 251:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 125              		.loc 1 251 3 is_stmt 1 view .LVU42
 126              		.loc 1 251 6 is_stmt 0 view .LVU43
 127 0076 1968     		ldr	r1, [r3]
 128              		.loc 1 251 11 view .LVU44
 129 0078 21F48021 		bic	r1, r1, #262144
 130 007c 1960     		str	r1, [r3]
 252:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 253:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 254:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 131              		.loc 1 254 3 is_stmt 1 view .LVU45
 132              		.loc 1 254 13 is_stmt 0 view .LVU46
 133 007e 1A66     		str	r2, [r3, #96]
 255:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 256:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 257:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 258:../../../init/rev3/config/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 134              		.loc 1 258 3 is_stmt 1 view .LVU47
 135              		.loc 1 258 13 is_stmt 0 view .LVU48
 136 0080 0E4B     		ldr	r3, .L5+28
 137 0082 1B68     		ldr	r3, [r3]
 138              		.loc 1 258 22 view .LVU49
 139 0084 6FF30F03 		bfc	r3, #0, #16
 140              		.loc 1 258 5 view .LVU50
 141 0088 B3F1005F 		cmp	r3, #536870912
 142 008c 03D2     		bcs	.L4
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 8


 259:../../../init/rev3/config/Src/system_stm32h7xx.c ****   {
 260:../../../init/rev3/config/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 261:../../../init/rev3/config/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 262:../../../init/rev3/config/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 143              		.loc 1 262 5 is_stmt 1 view .LVU51
 144              		.loc 1 262 35 is_stmt 0 view .LVU52
 145 008e 0C4B     		ldr	r3, .L5+32
 146 0090 0122     		movs	r2, #1
 147 0092 C3F80821 		str	r2, [r3, #264]
 148              	.L4:
 263:../../../init/rev3/config/Src/system_stm32h7xx.c ****   }
 264:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif
 265:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 266:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 267:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock (AHB SRAM clock) 
 268:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 269:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 270:../../../init/rev3/config/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 271:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 272:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 273:../../../init/rev3/config/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 274:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 275:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 276:../../../init/rev3/config/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 277:../../../init/rev3/config/Src/system_stm32h7xx.c ****   (void) tmpreg;
 278:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 279:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 280:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 281:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 282:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 283:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 284:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 285:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 286:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 287:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 288:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /*
 289:../../../init/rev3/config/Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 290:../../../init/rev3/config/Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 291:../../../init/rev3/config/Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 292:../../../init/rev3/config/Src/system_stm32h7xx.c ****    */
 293:../../../init/rev3/config/Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 149              		.loc 1 293 3 is_stmt 1 view .LVU53
 150              		.loc 1 293 24 is_stmt 0 view .LVU54
 151 0096 0B4B     		ldr	r3, .L5+36
 152 0098 43F2D202 		movw	r2, #12498
 153 009c 1A60     		str	r2, [r3]
 294:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 295:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 296:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 297:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 298:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 299:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 300:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 301:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 302:../../../init/rev3/config/Src/system_stm32h7xx.c **** }
 154              		.loc 1 302 1 view .LVU55
 155 009e 7047     		bx	lr
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 9


 156              	.L6:
 157              		.align	2
 158              	.L5:
 159 00a0 00ED00E0 		.word	-536810240
 160 00a4 00200052 		.word	1375739904
 161 00a8 00440258 		.word	1476543488
 162 00ac 7FEDF6EA 		.word	-352916097
 163 00b0 00020202 		.word	33686016
 164 00b4 0000FF01 		.word	33488896
 165 00b8 80020101 		.word	16843392
 166 00bc 0010005C 		.word	1543507968
 167 00c0 00800051 		.word	1358987264
 168 00c4 00400052 		.word	1375748096
 169              		.cfi_endproc
 170              	.LFE144:
 172              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 173              		.align	1
 174              		.global	SystemCoreClockUpdate
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	SystemCoreClockUpdate:
 180              	.LFB145:
 303:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 304:../../../init/rev3/config/Src/system_stm32h7xx.c **** /**
 305:../../../init/rev3/config/Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 306:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 307:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 308:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         other parameters.
 309:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 310:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 311:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 312:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 313:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 314:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 315:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 316:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 317:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 318:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 319:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 320:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 321:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 322:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 323:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 324:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 325:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 326:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 327:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 328:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 329:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 330:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 331:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 332:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 333:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 334:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *              have wrong result.
 335:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *
 336:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 10


 337:../../../init/rev3/config/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 338:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @param  None
 339:../../../init/rev3/config/Src/system_stm32h7xx.c ****   * @retval None
 340:../../../init/rev3/config/Src/system_stm32h7xx.c ****   */
 341:../../../init/rev3/config/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 342:../../../init/rev3/config/Src/system_stm32h7xx.c **** {
 181              		.loc 1 342 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 186 0000 10B4     		push	{r4}
 187              	.LCFI0:
 188              		.cfi_def_cfa_offset 4
 189              		.cfi_offset 4, -4
 343:../../../init/rev3/config/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 190              		.loc 1 343 3 view .LVU57
 344:../../../init/rev3/config/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 191              		.loc 1 344 3 view .LVU58
 345:../../../init/rev3/config/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 192              		.loc 1 345 3 view .LVU59
 346:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 347:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 348:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 349:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 350:../../../init/rev3/config/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 193              		.loc 1 350 3 view .LVU60
 194              		.loc 1 350 14 is_stmt 0 view .LVU61
 195 0002 7B4B     		ldr	r3, .L20
 196 0004 1B69     		ldr	r3, [r3, #16]
 197              		.loc 1 350 21 view .LVU62
 198 0006 03F03803 		and	r3, r3, #56
 199              		.loc 1 350 3 view .LVU63
 200 000a 182B     		cmp	r3, #24
 201 000c 00F2E680 		bhi	.L8
 202 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 203              	.L10:
 204 0014 1B00     		.2byte	(.L13-.L10)/2
 205 0016 E400     		.2byte	(.L8-.L10)/2
 206 0018 E400     		.2byte	(.L8-.L10)/2
 207 001a E400     		.2byte	(.L8-.L10)/2
 208 001c E400     		.2byte	(.L8-.L10)/2
 209 001e E400     		.2byte	(.L8-.L10)/2
 210 0020 E400     		.2byte	(.L8-.L10)/2
 211 0022 E400     		.2byte	(.L8-.L10)/2
 212 0024 1900     		.2byte	(.L12-.L10)/2
 213 0026 E400     		.2byte	(.L8-.L10)/2
 214 0028 E400     		.2byte	(.L8-.L10)/2
 215 002a E400     		.2byte	(.L8-.L10)/2
 216 002c E400     		.2byte	(.L8-.L10)/2
 217 002e E400     		.2byte	(.L8-.L10)/2
 218 0030 E400     		.2byte	(.L8-.L10)/2
 219 0032 E400     		.2byte	(.L8-.L10)/2
 220 0034 EB00     		.2byte	(.L18-.L10)/2
 221 0036 E400     		.2byte	(.L8-.L10)/2
 222 0038 E400     		.2byte	(.L8-.L10)/2
 223 003a E400     		.2byte	(.L8-.L10)/2
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 11


 224 003c E400     		.2byte	(.L8-.L10)/2
 225 003e E400     		.2byte	(.L8-.L10)/2
 226 0040 E400     		.2byte	(.L8-.L10)/2
 227 0042 E400     		.2byte	(.L8-.L10)/2
 228 0044 3700     		.2byte	(.L9-.L10)/2
 229              		.p2align 1
 230              	.L12:
 231 0046 6B4A     		ldr	r2, .L20+4
 232 0048 05E0     		b	.L11
 233              	.L13:
 351:../../../init/rev3/config/Src/system_stm32h7xx.c ****   {
 352:../../../init/rev3/config/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 353:../../../init/rev3/config/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 234              		.loc 1 353 5 is_stmt 1 view .LVU64
 235              		.loc 1 353 57 is_stmt 0 view .LVU65
 236 004a 694B     		ldr	r3, .L20
 237 004c 1B68     		ldr	r3, [r3]
 238              		.loc 1 353 78 view .LVU66
 239 004e C3F3C103 		ubfx	r3, r3, #3, #2
 240              		.loc 1 353 25 view .LVU67
 241 0052 694A     		ldr	r2, .L20+8
 242 0054 DA40     		lsrs	r2, r2, r3
 243              	.LVL0:
 354:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 244              		.loc 1 354 5 is_stmt 1 view .LVU68
 245              	.L11:
 355:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 356:../../../init/rev3/config/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 357:../../../init/rev3/config/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 358:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 359:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 360:../../../init/rev3/config/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 361:../../../init/rev3/config/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 362:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 363:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 364:../../../init/rev3/config/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 365:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 366:../../../init/rev3/config/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 367:../../../init/rev3/config/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 368:../../../init/rev3/config/Src/system_stm32h7xx.c ****     */
 369:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 370:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 371:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 372:../../../init/rev3/config/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 373:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 374:../../../init/rev3/config/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 375:../../../init/rev3/config/Src/system_stm32h7xx.c ****     {
 376:../../../init/rev3/config/Src/system_stm32h7xx.c ****       switch (pllsource)
 377:../../../init/rev3/config/Src/system_stm32h7xx.c ****       {
 378:../../../init/rev3/config/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 379:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 381:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 382:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 383:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 384:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 385:../../../init/rev3/config/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 12


 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 387:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 388:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 389:../../../init/rev3/config/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 391:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 392:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 393:../../../init/rev3/config/Src/system_stm32h7xx.c ****       default:
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 396:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 397:../../../init/rev3/config/Src/system_stm32h7xx.c ****       }
 398:../../../init/rev3/config/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 400:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 401:../../../init/rev3/config/Src/system_stm32h7xx.c ****     else
 402:../../../init/rev3/config/Src/system_stm32h7xx.c ****     {
 403:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 404:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 405:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 406:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 407:../../../init/rev3/config/Src/system_stm32h7xx.c ****   default:
 408:../../../init/rev3/config/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 409:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 410:../../../init/rev3/config/Src/system_stm32h7xx.c ****   }
 411:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 412:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 413:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 414:../../../init/rev3/config/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 246              		.loc 1 414 3 view .LVU69
 247              		.loc 1 414 30 is_stmt 0 view .LVU70
 248 0056 6648     		ldr	r0, .L20
 249 0058 8369     		ldr	r3, [r0, #24]
 250              		.loc 1 414 59 view .LVU71
 251 005a C3F30323 		ubfx	r3, r3, #8, #4
 252              		.loc 1 414 25 view .LVU72
 253 005e 6749     		ldr	r1, .L20+12
 254 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 255              	.LVL1:
 415:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 416:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 417:../../../init/rev3/config/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 256              		.loc 1 417 3 is_stmt 1 view .LVU73
 257              		.loc 1 417 23 is_stmt 0 view .LVU74
 258 0062 DA40     		lsrs	r2, r2, r3
 259              	.LVL2:
 418:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 419:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 420:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 260              		.loc 1 420 3 is_stmt 1 view .LVU75
 261              		.loc 1 420 66 is_stmt 0 view .LVU76
 262 0064 8369     		ldr	r3, [r0, #24]
 263              	.LVL3:
 264              		.loc 1 420 93 view .LVU77
 265 0066 03F00F03 		and	r3, r3, #15
 266              		.loc 1 420 61 view .LVU78
 267 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 13


 268              		.loc 1 420 118 view .LVU79
 269 006c 03F01F03 		and	r3, r3, #31
 270              		.loc 1 420 40 view .LVU80
 271 0070 22FA03F3 		lsr	r3, r2, r3
 272              		.loc 1 420 17 view .LVU81
 273 0074 6249     		ldr	r1, .L20+16
 274              		.loc 1 420 17 view .LVU82
 275 0076 0B60     		str	r3, [r1]
 421:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 422:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 423:../../../init/rev3/config/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 424:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 425:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 426:../../../init/rev3/config/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 427:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 428:../../../init/rev3/config/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 429:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 430:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 431:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif
 432:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 433:../../../init/rev3/config/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 434:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 435:../../../init/rev3/config/Src/system_stm32h7xx.c **** #else
 436:../../../init/rev3/config/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 276              		.loc 1 436 3 is_stmt 1 view .LVU83
 277              		.loc 1 436 19 is_stmt 0 view .LVU84
 278 0078 624B     		ldr	r3, .L20+20
 279 007a 1A60     		str	r2, [r3]
 437:../../../init/rev3/config/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 438:../../../init/rev3/config/Src/system_stm32h7xx.c **** }
 280              		.loc 1 438 1 view .LVU85
 281 007c 5DF8044B 		ldr	r4, [sp], #4
 282              	.LCFI1:
 283              		.cfi_remember_state
 284              		.cfi_restore 4
 285              		.cfi_def_cfa_offset 0
 286 0080 7047     		bx	lr
 287              	.LVL4:
 288              	.L9:
 289              	.LCFI2:
 290              		.cfi_restore_state
 369:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 291              		.loc 1 369 5 is_stmt 1 view .LVU86
 369:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 292              		.loc 1 369 21 is_stmt 0 view .LVU87
 293 0082 5B4B     		ldr	r3, .L20
 294 0084 996A     		ldr	r1, [r3, #40]
 369:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 295              		.loc 1 369 15 view .LVU88
 296 0086 01F00301 		and	r1, r1, #3
 297              	.LVL5:
 370:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 298              		.loc 1 370 5 is_stmt 1 view .LVU89
 370:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 299              		.loc 1 370 17 is_stmt 0 view .LVU90
 300 008a 9C6A     		ldr	r4, [r3, #40]
 370:../../../init/rev3/config/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 14


 301              		.loc 1 370 10 view .LVU91
 302 008c C4F30512 		ubfx	r2, r4, #4, #6
 303              	.LVL6:
 371:../../../init/rev3/config/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 304              		.loc 1 371 5 is_stmt 1 view .LVU92
 371:../../../init/rev3/config/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 305              		.loc 1 371 22 is_stmt 0 view .LVU93
 306 0090 D86A     		ldr	r0, [r3, #44]
 371:../../../init/rev3/config/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 307              		.loc 1 371 15 view .LVU94
 308 0092 00F00100 		and	r0, r0, #1
 309              	.LVL7:
 372:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 310              		.loc 1 372 5 is_stmt 1 view .LVU95
 372:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 311              		.loc 1 372 50 is_stmt 0 view .LVU96
 312 0096 5B6B     		ldr	r3, [r3, #52]
 372:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 313              		.loc 1 372 85 view .LVU97
 314 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 372:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 315              		.loc 1 372 23 view .LVU98
 316 009c 00FB03F3 		mul	r3, r0, r3
 372:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 317              		.loc 1 372 12 view .LVU99
 318 00a0 07EE903A 		vmov	s15, r3	@ int
 319 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 320              	.LVL8:
 374:../../../init/rev3/config/Src/system_stm32h7xx.c ****     {
 321              		.loc 1 374 5 is_stmt 1 view .LVU100
 374:../../../init/rev3/config/Src/system_stm32h7xx.c ****     {
 322              		.loc 1 374 8 is_stmt 0 view .LVU101
 323 00a8 14F47C7F 		tst	r4, #1008
 324 00ac D3D0     		beq	.L11
 376:../../../init/rev3/config/Src/system_stm32h7xx.c ****       {
 325              		.loc 1 376 7 is_stmt 1 view .LVU102
 326 00ae 0129     		cmp	r1, #1
 327 00b0 36D0     		beq	.L14
 328 00b2 0229     		cmp	r1, #2
 329 00b4 51D0     		beq	.L15
 330 00b6 0029     		cmp	r1, #0
 331 00b8 6CD1     		bne	.L16
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 332              		.loc 1 380 9 view .LVU103
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 333              		.loc 1 380 39 is_stmt 0 view .LVU104
 334 00ba 4D48     		ldr	r0, .L20
 335              	.LVL9:
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 336              		.loc 1 380 39 view .LVU105
 337 00bc 0168     		ldr	r1, [r0]
 338              	.LVL10:
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 339              		.loc 1 380 60 view .LVU106
 340 00be C1F3C101 		ubfx	r1, r1, #3, #2
 380:../../../init/rev3/config/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 341              		.loc 1 380 18 view .LVU107
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 15


 342 00c2 4D4B     		ldr	r3, .L20+8
 343 00c4 CB40     		lsrs	r3, r3, r1
 344              	.LVL11:
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 345              		.loc 1 381 9 is_stmt 1 view .LVU108
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 346              		.loc 1 381 20 is_stmt 0 view .LVU109
 347 00c6 07EE103A 		vmov	s14, r3	@ int
 348 00ca F8EE476A 		vcvt.f32.u32	s13, s14
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 349              		.loc 1 381 40 view .LVU110
 350 00ce 07EE102A 		vmov	s14, r2	@ int
 351 00d2 B8EE476A 		vcvt.f32.u32	s12, s14
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 352              		.loc 1 381 38 view .LVU111
 353 00d6 86EE867A 		vdiv.f32	s14, s13, s12
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 354              		.loc 1 381 81 view .LVU112
 355 00da 036B     		ldr	r3, [r0, #48]
 356              	.LVL12:
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 357              		.loc 1 381 67 view .LVU113
 358 00dc C3F30803 		ubfx	r3, r3, #0, #9
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 359              		.loc 1 381 58 view .LVU114
 360 00e0 06EE903A 		vmov	s13, r3	@ int
 361 00e4 F8EE666A 		vcvt.f32.u32	s13, s13
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 362              		.loc 1 381 120 view .LVU115
 363 00e8 9FED476A 		vldr.32	s12, .L20+24
 364 00ec 67EE867A 		vmul.f32	s15, s15, s12
 365              	.LVL13:
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 366              		.loc 1 381 111 view .LVU116
 367 00f0 76EEA77A 		vadd.f32	s15, s13, s15
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 368              		.loc 1 381 138 view .LVU117
 369 00f4 F7EE006A 		vmov.f32	s13, #1.0e+0
 370 00f8 77EEA67A 		vadd.f32	s15, s15, s13
 381:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 371              		.loc 1 381 16 view .LVU118
 372 00fc 27EE277A 		vmul.f32	s14, s14, s15
 373              	.LVL14:
 383:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 374              		.loc 1 383 9 is_stmt 1 view .LVU119
 375              	.L17:
 398:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 376              		.loc 1 398 7 view .LVU120
 398:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 377              		.loc 1 398 20 is_stmt 0 view .LVU121
 378 0100 3B4B     		ldr	r3, .L20
 379 0102 1B6B     		ldr	r3, [r3, #48]
 398:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 380              		.loc 1 398 50 view .LVU122
 381 0104 C3F34623 		ubfx	r3, r3, #9, #7
 398:../../../init/rev3/config/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 382              		.loc 1 398 12 view .LVU123
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 16


 383 0108 0133     		adds	r3, r3, #1
 384              	.LVL15:
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 385              		.loc 1 399 7 is_stmt 1 view .LVU124
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 386              		.loc 1 399 57 is_stmt 0 view .LVU125
 387 010a 07EE903A 		vmov	s15, r3	@ int
 388 010e F8EE677A 		vcvt.f32.u32	s15, s15
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 389              		.loc 1 399 40 view .LVU126
 390 0112 C7EE276A 		vdiv.f32	s13, s14, s15
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 391              		.loc 1 399 27 view .LVU127
 392 0116 FCEEE67A 		vcvt.u32.f32	s15, s13
 393 011a 17EE902A 		vmov	r2, s15	@ int
 394              	.LVL16:
 399:../../../init/rev3/config/Src/system_stm32h7xx.c ****     }
 395              		.loc 1 399 27 view .LVU128
 396 011e 9AE7     		b	.L11
 397              	.LVL17:
 398              	.L14:
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 399              		.loc 1 386 11 is_stmt 1 view .LVU129
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 400              		.loc 1 386 42 is_stmt 0 view .LVU130
 401 0120 07EE102A 		vmov	s14, r2	@ int
 402 0124 F8EE476A 		vcvt.f32.u32	s13, s14
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 403              		.loc 1 386 40 view .LVU131
 404 0128 9FED386A 		vldr.32	s12, .L20+28
 405 012c 86EE267A 		vdiv.f32	s14, s12, s13
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 406              		.loc 1 386 83 view .LVU132
 407 0130 2F4B     		ldr	r3, .L20
 408 0132 1B6B     		ldr	r3, [r3, #48]
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 409              		.loc 1 386 69 view .LVU133
 410 0134 C3F30803 		ubfx	r3, r3, #0, #9
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 411              		.loc 1 386 60 view .LVU134
 412 0138 06EE903A 		vmov	s13, r3	@ int
 413 013c F8EE666A 		vcvt.f32.u32	s13, s13
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 414              		.loc 1 386 122 view .LVU135
 415 0140 9FED316A 		vldr.32	s12, .L20+24
 416 0144 67EE867A 		vmul.f32	s15, s15, s12
 417              	.LVL18:
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 418              		.loc 1 386 113 view .LVU136
 419 0148 76EEA77A 		vadd.f32	s15, s13, s15
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 420              		.loc 1 386 140 view .LVU137
 421 014c F7EE006A 		vmov.f32	s13, #1.0e+0
 422 0150 77EEA67A 		vadd.f32	s15, s15, s13
 386:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 423              		.loc 1 386 18 view .LVU138
 424 0154 27EE277A 		vmul.f32	s14, s14, s15
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 17


 425              	.LVL19:
 387:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 426              		.loc 1 387 9 is_stmt 1 view .LVU139
 427 0158 D2E7     		b	.L17
 428              	.LVL20:
 429              	.L15:
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 430              		.loc 1 390 11 view .LVU140
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 431              		.loc 1 390 42 is_stmt 0 view .LVU141
 432 015a 07EE102A 		vmov	s14, r2	@ int
 433 015e F8EE476A 		vcvt.f32.u32	s13, s14
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 434              		.loc 1 390 40 view .LVU142
 435 0162 9FED2B6A 		vldr.32	s12, .L20+32
 436 0166 86EE267A 		vdiv.f32	s14, s12, s13
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 437              		.loc 1 390 83 view .LVU143
 438 016a 214B     		ldr	r3, .L20
 439 016c 1B6B     		ldr	r3, [r3, #48]
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 440              		.loc 1 390 69 view .LVU144
 441 016e C3F30803 		ubfx	r3, r3, #0, #9
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 442              		.loc 1 390 60 view .LVU145
 443 0172 06EE903A 		vmov	s13, r3	@ int
 444 0176 F8EE666A 		vcvt.f32.u32	s13, s13
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 445              		.loc 1 390 122 view .LVU146
 446 017a 9FED236A 		vldr.32	s12, .L20+24
 447 017e 67EE867A 		vmul.f32	s15, s15, s12
 448              	.LVL21:
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 449              		.loc 1 390 113 view .LVU147
 450 0182 76EEA77A 		vadd.f32	s15, s13, s15
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 451              		.loc 1 390 140 view .LVU148
 452 0186 F7EE006A 		vmov.f32	s13, #1.0e+0
 453 018a 77EEA67A 		vadd.f32	s15, s15, s13
 390:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 454              		.loc 1 390 18 view .LVU149
 455 018e 27EE277A 		vmul.f32	s14, s14, s15
 456              	.LVL22:
 391:../../../init/rev3/config/Src/system_stm32h7xx.c **** 
 457              		.loc 1 391 9 is_stmt 1 view .LVU150
 458 0192 B5E7     		b	.L17
 459              	.LVL23:
 460              	.L16:
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 461              		.loc 1 394 11 view .LVU151
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 462              		.loc 1 394 41 is_stmt 0 view .LVU152
 463 0194 1648     		ldr	r0, .L20
 464              	.LVL24:
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 465              		.loc 1 394 41 view .LVU153
 466 0196 0168     		ldr	r1, [r0]
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 18


 467              	.LVL25:
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 468              		.loc 1 394 62 view .LVU154
 469 0198 C1F3C101 		ubfx	r1, r1, #3, #2
 394:../../../init/rev3/config/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 470              		.loc 1 394 20 view .LVU155
 471 019c 164B     		ldr	r3, .L20+8
 472 019e CB40     		lsrs	r3, r3, r1
 473              	.LVL26:
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 474              		.loc 1 395 11 is_stmt 1 view .LVU156
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 475              		.loc 1 395 21 is_stmt 0 view .LVU157
 476 01a0 07EE103A 		vmov	s14, r3	@ int
 477 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 395 41 view .LVU158
 479 01a8 07EE102A 		vmov	s14, r2	@ int
 480 01ac B8EE476A 		vcvt.f32.u32	s12, s14
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 481              		.loc 1 395 39 view .LVU159
 482 01b0 86EE867A 		vdiv.f32	s14, s13, s12
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 483              		.loc 1 395 82 view .LVU160
 484 01b4 036B     		ldr	r3, [r0, #48]
 485              	.LVL27:
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 486              		.loc 1 395 68 view .LVU161
 487 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 488              		.loc 1 395 59 view .LVU162
 489 01ba 06EE903A 		vmov	s13, r3	@ int
 490 01be F8EE666A 		vcvt.f32.u32	s13, s13
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 491              		.loc 1 395 121 view .LVU163
 492 01c2 9FED116A 		vldr.32	s12, .L20+24
 493 01c6 67EE867A 		vmul.f32	s15, s15, s12
 494              	.LVL28:
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 495              		.loc 1 395 112 view .LVU164
 496 01ca 76EEA77A 		vadd.f32	s15, s13, s15
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 497              		.loc 1 395 139 view .LVU165
 498 01ce F7EE006A 		vmov.f32	s13, #1.0e+0
 499 01d2 77EEA67A 		vadd.f32	s15, s15, s13
 395:../../../init/rev3/config/Src/system_stm32h7xx.c ****         break;
 500              		.loc 1 395 18 view .LVU166
 501 01d6 27EE277A 		vmul.f32	s14, s14, s15
 502              	.LVL29:
 396:../../../init/rev3/config/Src/system_stm32h7xx.c ****       }
 503              		.loc 1 396 9 is_stmt 1 view .LVU167
 504 01da 91E7     		b	.L17
 505              	.LVL30:
 506              	.L8:
 408:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 507              		.loc 1 408 5 view .LVU168
 408:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 19


 508              		.loc 1 408 57 is_stmt 0 view .LVU169
 509 01dc 044B     		ldr	r3, .L20
 510 01de 1B68     		ldr	r3, [r3]
 408:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 511              		.loc 1 408 78 view .LVU170
 512 01e0 C3F3C103 		ubfx	r3, r3, #3, #2
 408:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 513              		.loc 1 408 25 view .LVU171
 514 01e4 044A     		ldr	r2, .L20+8
 515 01e6 DA40     		lsrs	r2, r2, r3
 516              	.LVL31:
 409:../../../init/rev3/config/Src/system_stm32h7xx.c ****   }
 517              		.loc 1 409 5 is_stmt 1 view .LVU172
 518 01e8 35E7     		b	.L11
 519              	.LVL32:
 520              	.L18:
 361:../../../init/rev3/config/Src/system_stm32h7xx.c ****     break;
 521              		.loc 1 361 25 is_stmt 0 view .LVU173
 522 01ea 0A4A     		ldr	r2, .L20+36
 523 01ec 33E7     		b	.L11
 524              	.L21:
 525 01ee 00BF     		.align	2
 526              	.L20:
 527 01f0 00440258 		.word	1476543488
 528 01f4 00093D00 		.word	4000000
 529 01f8 0090D003 		.word	64000000
 530 01fc 00000000 		.word	D1CorePrescTable
 531 0200 00000000 		.word	SystemD2Clock
 532 0204 00000000 		.word	SystemCoreClock
 533 0208 00000039 		.word	956301312
 534 020c 0024744A 		.word	1249125376
 535 0210 20BCBE4B 		.word	1270791200
 536 0214 40787D01 		.word	25000000
 537              		.cfi_endproc
 538              	.LFE145:
 540              		.global	D1CorePrescTable
 541              		.section	.rodata.D1CorePrescTable,"a"
 542              		.align	2
 545              	D1CorePrescTable:
 546 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 546      01020304 
 546      01020304 
 546      06
 547 000d 070809   		.ascii	"\007\010\011"
 548              		.global	SystemD2Clock
 549              		.section	.data.SystemD2Clock,"aw"
 550              		.align	2
 553              	SystemD2Clock:
 554 0000 0090D003 		.word	64000000
 555              		.global	SystemCoreClock
 556              		.section	.data.SystemCoreClock,"aw"
 557              		.align	2
 560              	SystemCoreClock:
 561 0000 0090D003 		.word	64000000
 562              		.text
 563              	.Letext0:
 564              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 20


 565              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 566              		.file 4 "../../../lib/Drivers/CMSIS/Include/core_cm7.h"
 567              		.file 5 "../../../lib/Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 568              		.file 6 "../../../lib/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 569              		.file 7 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:20     .text.SystemInit:00000000 $t
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:26     .text.SystemInit:00000000 SystemInit
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:159    .text.SystemInit:000000a0 $d
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:173    .text.SystemCoreClockUpdate:00000000 $t
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:179    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:204    .text.SystemCoreClockUpdate:00000014 $d
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:229    .text.SystemCoreClockUpdate:00000046 $t
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:527    .text.SystemCoreClockUpdate:000001f0 $d
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:545    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:553    .data.SystemD2Clock:00000000 SystemD2Clock
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:560    .data.SystemCoreClock:00000000 SystemCoreClock
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:542    .rodata.D1CorePrescTable:00000000 $d
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:550    .data.SystemD2Clock:00000000 $d
/var/folders/hx/vbfbwrz55n51djycrk6r15qm0000gn/T//ccvMmbSN.s:557    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
