Analysis & Synthesis report for top_module
Thu Feb 27 09:33:03 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|seg7_data2:SEG7_DATA2|cur_state
 11. State Machine - |top_module|seg7_data2:SEG7_DATA2|state_seg
 12. State Machine - |top_module|uart_tx:UART_TX|state
 13. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 14. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state
 15. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|state
 16. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state
 17. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state
 18. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state
 19. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state
 20. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state
 21. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state
 22. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state
 23. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state
 24. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state
 25. State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state
 26. State Machine - |top_module|uart_rx:UART_RX|state
 27. User-Specified and Inferred Latches
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated
 35. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1
 36. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated
 37. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1
 38. Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated
 39. Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated
 40. Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated
 41. Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_gu81:auto_generated
 42. Source assignments for MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated|altsyncram_i681:altsyncram2
 43. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 44. Parameter Settings for User Entity Instance: uart_rx:UART_RX
 45. Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR
 46. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT
 47. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|add_multiplier_generator:multiplier_gen_inst
 48. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit
 49. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register
 50. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator
 51. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0
 52. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0
 53. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0
 54. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0
 55. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0
 56. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0
 57. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator
 58. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator
 59. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst
 60. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store
 61. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst
 62. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst
 63. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst
 64. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst
 65. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1
 66. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2
 67. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder
 68. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst
 69. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
 70. Parameter Settings for User Entity Instance: uart_tx:UART_TX
 71. Parameter Settings for User Entity Instance: seg7_data2:SEG7_DATA2
 72. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
 73. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
 74. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0
 75. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0
 76. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0
 77. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0
 78. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0
 79. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2
 80. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3
 81. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2
 82. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3
 83. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0
 84. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1
 85. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0
 86. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1
 87. altsyncram Parameter Settings by Entity Instance
 88. altshift_taps Parameter Settings by Entity Instance
 89. lpm_mult Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2"
 91. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1"
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 27 09:33:03 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_module                                      ;
; Top-level Entity Name              ; top_module                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,756                                           ;
;     Total combinational functions  ; 1,400                                           ;
;     Dedicated logic registers      ; 818                                             ;
; Total registers                    ; 818                                             ;
; Total pins                         ; 44                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40,984                                          ;
; Embedded Multiplier 9-bit elements ; 32                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top_module         ; top_module         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ../uart_tx.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_tx.v                                                        ;         ;
; ../uart_rx.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_rx.v                                                        ;         ;
; ../tw_factor_generator.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/tw_factor_generator.v                                            ;         ;
; ../top_module.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v                                                     ;         ;
; ../shift_register.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/shift_register.v                                                 ;         ;
; ../seg7_data2.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v                                                     ;         ;
; ../RAM.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RAM.v                                                            ;         ;
; ../PROCESS_O_DATA.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/PROCESS_O_DATA.v                                                 ;         ;
; ../out_addres_generator.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v                                           ;         ;
; ../multiply.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v                                                       ;         ;
; ../multiplexor.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v                                                    ;         ;
; ../modifying_adder.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v                                                ;         ;
; ../MODIFY_RADIX2.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v                                                  ;         ;
; ../MODIFY_FFT.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v                                                     ;         ;
; ../M_TWIDLE_14_B_0_20_v.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v                                           ;         ;
; ../INVERT_ADDR.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/INVERT_ADDR.v                                                    ;         ;
; ../final_addres_generator.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v                                         ;         ;
; ../demultiplexor.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v                                                  ;         ;
; ../CONTROL2.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v                                                       ;         ;
; ../addres_generator.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v                                               ;         ;
; ../addres_1st_generator.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_1st_generator.v                                           ;         ;
; ../add_multiplier_generator.v                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/add_multiplier_generator.v                                       ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; aglobal130.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                            ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_aod1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_aod1.tdf                                   ;         ;
; db/altsyncram_cbh1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf                                   ;         ;
; db/altsyncram_du81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_du81.tdf                                   ;         ;
; db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;         ;
; db/altsyncram_fu81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_fu81.tdf                                   ;         ;
; db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;         ;
; db/altsyncram_eu81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_eu81.tdf                                   ;         ;
; db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;         ;
; db/altsyncram_gu81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_gu81.tdf                                   ;         ;
; db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;         ;
; altshift_taps.tdf                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                                         ;         ;
; lpm_counter.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;         ;
; lpm_compare.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;         ;
; lpm_constant.inc                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;         ;
; db/shift_taps_d0m.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/shift_taps_d0m.tdf                                    ;         ;
; db/altsyncram_i681.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_i681.tdf                                   ;         ;
; db/cntr_kkf.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cntr_kkf.tdf                                          ;         ;
; db/cmpr_6cc.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cmpr_6cc.tdf                                          ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;         ;
; multcore.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                              ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                              ;         ;
; altshift.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                              ;         ;
; db/mult_k1t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_k1t.tdf                                          ;         ;
; db/mult_65t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_65t.tdf                                          ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,756 ;
;                                             ;       ;
; Total combinational functions               ; 1400  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 357   ;
;     -- 3 input functions                    ; 725   ;
;     -- <=2 input functions                  ; 318   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 887   ;
;     -- arithmetic mode                      ; 513   ;
;                                             ;       ;
; Total registers                             ; 818   ;
;     -- Dedicated logic registers            ; 818   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 44    ;
; Total memory bits                           ; 40984 ;
; Embedded Multiplier 9-bit elements          ; 32    ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 930   ;
; Total fan-out                               ; 8645  ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_module                                               ; 1400 (1)          ; 818 (0)      ; 40984       ; 32           ; 0       ; 16        ; 44   ; 0            ; |top_module                                                                                                                                                                   ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                              ; 28 (28)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                                                                           ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                                ; 1136 (0)          ; 548 (0)      ; 40984       ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                                                                             ; work         ;
;       |MODIFY_CONTROL:control_unit|                       ; 414 (99)          ; 186 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit                                                                                                                 ; work         ;
;          |addres_1st_generator:addres_1st_generator|      ; 39 (39)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator                                                                       ; work         ;
;          |addres_generator:gen_address_generator[2].u0|   ; 38 (38)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0                                                                    ; work         ;
;          |addres_generator:gen_address_generator[3].u0|   ; 37 (37)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0                                                                    ; work         ;
;          |addres_generator:gen_address_generator[4].u0|   ; 36 (36)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0                                                                    ; work         ;
;          |addres_generator:gen_address_generator[5].u0|   ; 36 (36)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0                                                                    ; work         ;
;          |addres_generator:gen_address_generator[6].u0|   ; 36 (36)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0                                                                    ; work         ;
;          |addres_generator:gen_address_generator[7].u0|   ; 35 (35)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0                                                                    ; work         ;
;          |final_addres_generator:addres_final_generator|  ; 32 (32)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator                                                                   ; work         ;
;          |out_addres_generator:out_addres_generator|      ; 26 (26)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator                                                                       ; work         ;
;          |shift_register:shift_register|                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register                                                                                   ; work         ;
;       |MODIFY_RADIX2:modify_radix2_inst|                  ; 574 (0)           ; 0 (0)        ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst                                                                                                            ; work         ;
;          |modifying_adder:modifying_adder|                ; 194 (194)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder                                                                            ; work         ;
;          |multiply:multiply1|                             ; 164 (72)          ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1                                                                                         ; work         ;
;             |lpm_mult:Mult0|                              ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0                                                                          ; work         ;
;                |mult_k1t:auto_generated|                  ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_k1t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult1|                              ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1                                                                          ; work         ;
;                |mult_k1t:auto_generated|                  ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_k1t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult2|                              ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2                                                                          ; work         ;
;                |mult_k1t:auto_generated|                  ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_k1t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult3|                              ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3                                                                          ; work         ;
;                |mult_k1t:auto_generated|                  ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_k1t:auto_generated                                                  ; work         ;
;          |multiply:multiply2|                             ; 216 (120)         ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2                                                                                         ; work         ;
;             |lpm_mult:Mult0|                              ; 24 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0                                                                          ; work         ;
;                |mult_65t:auto_generated|                  ; 24 (24)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_65t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult1|                              ; 24 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1                                                                          ; work         ;
;                |mult_65t:auto_generated|                  ; 24 (24)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_65t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult2|                              ; 24 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2                                                                          ; work         ;
;                |mult_65t:auto_generated|                  ; 24 (24)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_65t:auto_generated                                                  ; work         ;
;             |lpm_mult:Mult3|                              ; 24 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3                                                                          ; work         ;
;                |mult_65t:auto_generated|                  ; 24 (24)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_65t:auto_generated                                                  ; work         ;
;       |RAM:ram_data_store|                                ; 60 (60)           ; 59 (59)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store                                                                                                                          ; work         ;
;          |altsyncram:mem_Im_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                  ; work         ;
;             |altsyncram_aod1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated                                                                   ; work         ;
;                |altsyncram_cbh1:altsyncram1|              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1                                       ; work         ;
;          |altsyncram:mem_Re_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                  ; work         ;
;             |altsyncram_aod1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated                                                                   ; work         ;
;                |altsyncram_cbh1:altsyncram1|              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1                                       ; work         ;
;       |demultiplexor:demux_inst|                          ; 3 (3)             ; 251 (251)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst                                                                                                                    ; work         ;
;       |multiplexor:mux_inst|                              ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst                                                                                                                        ; work         ;
;       |shift_register:shift_reg_inst|                     ; 5 (0)             ; 2 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst                                                                                                               ; work         ;
;          |altshift_taps:data_rtl_0|                       ; 5 (0)             ; 2 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0                                                                                      ; work         ;
;             |shift_taps_d0m:auto_generated|               ; 5 (0)             ; 2 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated                                                        ; work         ;
;                |altsyncram_i681:altsyncram2|              ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated|altsyncram_i681:altsyncram2                            ; work         ;
;                |cntr_kkf:cntr1|                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated|cntr_kkf:cntr1                                         ; work         ;
;       |tw_factor_generator:tw_factor_gen_inst|            ; 30 (0)            ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst                                                                                                      ; work         ;
;          |M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst| ; 30 (30)           ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst                                                       ; work         ;
;             |altsyncram:cos_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0                                  ; work         ;
;                |altsyncram_eu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated   ; work         ;
;             |altsyncram:m_cos_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0                                ; work         ;
;                |altsyncram_gu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_gu81:auto_generated ; work         ;
;             |altsyncram:m_sin_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0                                ; work         ;
;                |altsyncram_fu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated ; work         ;
;             |altsyncram:sin_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0                                  ; work         ;
;                |altsyncram_du81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated   ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                        ; 30 (30)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                     ; work         ;
;    |seg7_data2:SEG7_DATA2|                                ; 96 (96)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|seg7_data2:SEG7_DATA2                                                                                                                                             ; work         ;
;    |uart_rx:UART_RX|                                      ; 62 (62)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_rx:UART_RX                                                                                                                                                   ; work         ;
;    |uart_tx:UART_TX|                                      ; 47 (47)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                                                                                   ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ALTSYNCRAM                                       ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ALTSYNCRAM                                       ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated|altsyncram_i681:altsyncram2|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 3            ; 8            ; 3            ; 8            ; 24   ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_gu81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 8           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |top_module|seg7_data2:SEG7_DATA2|cur_state ;
+---------------------+---------------------------------------+
; Name                ; cur_state.DATA_PROC                   ;
+---------------------+---------------------------------------+
; cur_state.IDLE      ; 0                                     ;
; cur_state.DATA_PROC ; 1                                     ;
+---------------------+---------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top_module|seg7_data2:SEG7_DATA2|state_seg                    ;
+----------------------+----------------------+----------------+-----------------+
; Name                 ; state_seg.MAX_CHANEL ; state_seg.TIME ; state_seg.RESET ;
+----------------------+----------------------+----------------+-----------------+
; state_seg.RESET      ; 0                    ; 0              ; 0               ;
; state_seg.TIME       ; 0                    ; 1              ; 1               ;
; state_seg.MAX_CHANEL ; 1                    ; 0              ; 1               ;
+----------------------+----------------------+----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                   ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; Name            ; cur_state.WAIT ; cur_state.WRITE ; cur_state.IDLE ; cur_state.DONE ; cur_state.READ ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0              ; 0              ;
; cur_state.WRITE ; 0              ; 1               ; 1              ; 0              ; 0              ;
; cur_state.WAIT  ; 1              ; 0               ; 1              ; 0              ; 0              ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 0              ; 1              ;
; cur_state.DONE  ; 0              ; 0               ; 1              ; 1              ; 0              ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state ;
+--------------+---------------------------------------------------------------+
; Name         ; state.WRITE2                                                  ;
+--------------+---------------------------------------------------------------+
; state.WRITE1 ; 0                                                             ;
; state.WRITE2 ; 1                                                             ;
+--------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|state ;
+-----------------+----------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                  ;
+-----------------+----------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                              ;
; state.SEC_OUT   ; 1                                                              ;
+-----------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+
; Name             ; cur_state.WAIT_1 ; cur_state.DONE ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE                       ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+
; cur_state.IDLE   ; 0                ; 0              ; 0                ; 0                ; 0                                    ;
; cur_state.READ_1 ; 0                ; 0              ; 0                ; 1                ; 1                                    ;
; cur_state.READ_2 ; 0                ; 0              ; 1                ; 0                ; 1                                    ;
; cur_state.DONE   ; 0                ; 1              ; 0                ; 0                ; 1                                    ;
; cur_state.WAIT_1 ; 1                ; 0              ; 0                ; 0                ; 1                                    ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state ;
+------------------+------------------+------------------+----------------+-------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                              ;
+------------------+------------------+------------------+----------------+-------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                           ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                           ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                           ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                           ;
+------------------+------------------+------------------+----------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                             ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                          ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                          ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                          ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                          ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                          ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                       ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                       ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                       ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                       ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state                                                ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; Name              ; cur_state.DONE ; cur_state.READ ; cur_state.WRITE_2 ; cur_state.WRITE_1 ; cur_state.IDLE ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; cur_state.IDLE    ; 0              ; 0              ; 0                 ; 0                 ; 0              ;
; cur_state.WRITE_1 ; 0              ; 0              ; 0                 ; 1                 ; 1              ;
; cur_state.WRITE_2 ; 0              ; 0              ; 1                 ; 0                 ; 1              ;
; cur_state.READ    ; 0              ; 1              ; 0                 ; 0                 ; 1              ;
; cur_state.DONE    ; 1              ; 0              ; 0                 ; 0                 ; 1              ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|uart_rx:UART_RX|state                        ;
+---------------+--------------+------------+---------------+--------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle ;
+---------------+--------------+------------+---------------+--------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0            ;
; state.s_start ; 0            ; 0          ; 1             ; 1            ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1            ;
; state.s_done  ; 1            ; 0          ; 0             ; 1            ;
+---------------+--------------+------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Latch Name                                                                                       ; Latch Enable Signal                                         ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[0]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[1]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[2]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[3]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[4]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[5]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[6]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[7]                                      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[2]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[3]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[4]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[5]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[6]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[7]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[8]                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[8] ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid    ; yes                    ;
; Number of user-specified and inferred latches = 111                                              ;                                                             ;                        ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; seg7_data2:SEG7_DATA2|HEX3[0]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                ;
; seg7_data2:SEG7_DATA2|HEX0[0]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                ;
; seg7_data2:SEG7_DATA2|HEX1[0]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                ;
; seg7_data2:SEG7_DATA2|HEX2[0]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|i[0]              ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[0,1] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[1,2]  ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[1..3] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[1..4] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[1..5] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[1..6] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr_angle[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[0]               ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr_angle[1..7] ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr_angle[0]       ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[0]                  ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr_angle[1..8]    ; Stuck at GND due to stuck port data_in                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[8]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[6] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[7]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[5] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[6]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[4] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[5]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[4]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[2] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[3]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[1] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr_angle[2]   ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0] ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[5]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[7]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[4]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[6]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[3]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[5]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[4]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[3]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[7]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[3]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[6]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[2]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[5]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[1]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[4]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[0]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[7]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[6]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[5]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[6]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[1]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[7]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr_angle[8]    ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]  ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[16..23]                                                                         ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                     ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[16..23]                                                                         ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                     ;
; INVERT_ADDR:INVERT_ADDR|Re_o[16..23]                                                                              ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                          ;
; INVERT_ADDR:INVERT_ADDR|Im_o[16..23]                                                                              ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                          ;
; seg7_data2:SEG7_DATA2|cur_state~5                                                                                 ; Lost fanout                                                                                                           ;
; uart_tx:UART_TX|state~5                                                                                           ; Lost fanout                                                                                                           ;
; uart_tx:UART_TX|state~6                                                                                           ; Lost fanout                                                                                                           ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~4                                                                         ; Lost fanout                                                                                                           ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~5                                                                         ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state~7                                                                ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|state~7                                                            ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~4           ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~5           ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~6           ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state~4       ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state~5       ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state~4        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state~5        ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state~4           ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state~5           ; Lost fanout                                                                                                           ;
; INVERT_ADDR:INVERT_ADDR|cur_state~8                                                                               ; Lost fanout                                                                                                           ;
; uart_rx:UART_RX|state~11                                                                                          ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[7]               ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[6,7]             ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[5..7]            ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[4..7]            ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[3..7]            ; Lost fanout                                                                                                           ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[2..7]            ; Lost fanout                                                                                                           ;
; uart_tx:UART_TX|tx_bits[3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 198                                                                           ;                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+-----------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[6], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[5], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[4], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[3], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[2]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[6], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[5], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[4], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[3]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[6], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[5], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|i[4]  ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[6], ;
;                                                                                                     ;                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[5]  ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[7]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[7]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[6]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[6]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[5]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[5]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[4]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[4]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[3]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[3]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[2]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[2]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[1]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[1]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[0]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[7]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[7]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[6]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[6]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[5]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[5]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[4]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[4]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[3]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[3]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[2]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[2]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[1]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[1]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0]                                                                ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[0]                                                                      ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                      ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[6]  ;
+-----------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 818   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 315   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 540   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; seg7_data2:SEG7_DATA2|HEX0[1]          ; 1       ;
; seg7_data2:SEG7_DATA2|HEX1[1]          ; 1       ;
; seg7_data2:SEG7_DATA2|HEX2[1]          ; 1       ;
; seg7_data2:SEG7_DATA2|HEX3[1]          ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                 ; Megafunction                                                                                                            ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|Im_o[0..23]                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0                                                                   ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|Re_o[0..23]                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0                                                                   ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|sin_temp[0..13]   ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|sin_rtl_0   ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_sin_temp[0..13] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_sin_rtl_0 ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|cos_temp[0..13]   ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|cos_rtl_0   ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_cos_temp[0..13] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_cos_rtl_0 ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|data[0..4][0..7]                                                          ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|data_rtl_0                                                          ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[6]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[0]                                                                ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[6]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[7]                                                     ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[22]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|rd_ptr[5]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[6] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[7] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[2]    ;
; 16:1               ; 6 bits    ; 60 LEs        ; 54 LEs               ; 6 LEs                  ; Yes        ; |top_module|seg7_data2:SEG7_DATA2|HEX3[7]                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|seg7_data2:SEG7_DATA2|Mux2                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_module|uart_tx:UART_TX|tx_bits                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|state                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[6]                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_du81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_fu81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_eu81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_gu81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_d0m:auto_generated|altsyncram_i681:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                    ;
; stagger        ; 20    ; Signed Integer                                    ;
; N              ; 256   ; Signed Integer                                    ;
; bit_width      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; bit_width      ; 8                ; Signed Integer           ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; bit_width      ; 24               ; Signed Integer                   ;
; N              ; 256              ; Signed Integer                   ;
; SIZE           ; 8                ; Signed Integer                   ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                  ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; word_length_tw ; 14               ; Signed Integer                 ;
; stagger        ; 20               ; Signed Integer                 ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                ;
; bit_width      ; 24               ; Signed Integer                 ;
; N              ; 256              ; Signed Integer                 ;
; SIZE           ; 8                ; Signed Integer                 ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|add_multiplier_generator:multiplier_gen_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                                                         ;
; STAGGER        ; 20    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit ;
+----------------+------------------+------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                       ;
+----------------+------------------+------------------------------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                            ;
; bit_width      ; 24               ; Signed Integer                                             ;
; N              ; 256              ; Signed Integer                                             ;
; SIZE           ; 8                ; Signed Integer                                             ;
+----------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                                                                  ;
; SIZE           ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 2     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 3     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 4     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 5     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 6     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 7     ; Signed Integer                                                                                                     ;
; N              ; 256   ; Signed Integer                                                                                                     ;
; SIZE           ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 8     ; Signed Integer                                                                                                      ;
; N              ; 256   ; Signed Integer                                                                                                      ;
; SIZE           ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                 ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                                                      ;
; N              ; 256              ; Signed Integer                                                                                       ;
; SIZE           ; 8                ; Signed Integer                                                                                       ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                          ;
; depth          ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                               ;
; N              ; 256   ; Signed Integer                                               ;
; SIZE           ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                                                   ;
; STAGGER        ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 10    ; Signed Integer                                                                                                                  ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                     ;
; word_length_tw ; 14    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                             ;
; word_length_tw ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                ;
; word_length_tw ; 14    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                ;
; word_length_tw ; 14    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                             ;
; word_length_tw ; 14    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                        ;
; bit_width      ; 24               ; Signed Integer                         ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg7_data2:SEG7_DATA2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bit_width      ; 24    ; Signed Integer                            ;
; N              ; 256   ; Signed Integer                            ;
; SIZE           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 24                   ; Untyped                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 24                   ; Untyped                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_aod1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 24                   ; Untyped                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 24                   ; Untyped                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_aod1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0 ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                              ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                                                                           ;
; WIDTH_A                            ; 14                                                       ; Untyped                                                                           ;
; WIDTHAD_A                          ; 9                                                        ; Untyped                                                                           ;
; NUMWORDS_A                         ; 512                                                      ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                           ;
; INIT_FILE                          ; db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_du81                                          ; Untyped                                                                           ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0 ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                                ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                                                                             ;
; WIDTH_A                            ; 14                                                       ; Untyped                                                                             ;
; WIDTHAD_A                          ; 9                                                        ; Untyped                                                                             ;
; NUMWORDS_A                         ; 512                                                      ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                             ;
; INIT_FILE                          ; db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_fu81                                          ; Untyped                                                                             ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0 ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                              ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                                                                           ;
; WIDTH_A                            ; 14                                                       ; Untyped                                                                           ;
; WIDTHAD_A                          ; 9                                                        ; Untyped                                                                           ;
; NUMWORDS_A                         ; 512                                                      ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                           ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                           ;
; INIT_FILE                          ; db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_eu81                                          ; Untyped                                                                           ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0 ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                                ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                                                                             ;
; WIDTH_A                            ; 14                                                       ; Untyped                                                                             ;
; WIDTHAD_A                          ; 9                                                        ; Untyped                                                                             ;
; NUMWORDS_A                         ; 512                                                      ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                             ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                             ;
; INIT_FILE                          ; db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_gu81                                          ; Untyped                                                                             ;
+------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                     ;
; WIDTH          ; 8              ; Untyped                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                     ;
; CBXI_PARAMETER ; shift_taps_d0m ; Untyped                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_k1t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_k1t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_65t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_65t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_k1t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 38         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_k1t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_65t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 37         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_65t   ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                  ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 24                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 24                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 24                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 24                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 14                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 14                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 14                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 14                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                       ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                            ;
; Entity Instance            ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                            ;
;     -- TAP_DISTANCE        ; 5                                                                            ;
;     -- WIDTH               ; 8                                                                            ;
+----------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                        ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2"                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Re_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Im_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1"                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Re_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Im_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 27 09:32:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_16_bit.v
    Info (12023): Found entity 1: TWIDLE_16_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_15_bit.v
    Info (12023): Found entity 1: TWIDLE_15_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_14_bit.v
    Info (12023): Found entity 1: TWIDLE_14_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_13_bit.v
    Info (12023): Found entity 1: TWIDLE_13_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_12_bit.v
    Info (12023): Found entity 1: TWIDLE_12_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_11_bit.v
    Info (12023): Found entity 1: TWIDLE_11_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_10_bit.v
    Info (12023): Found entity 1: TWIDLE_10_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_9_bit.v
    Info (12023): Found entity 1: TWIDLE_9_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_8_bit.v
    Info (12023): Found entity 1: TWIDLE_8_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_7_bit.v
    Info (12023): Found entity 1: TWIDLE_7_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_6_bit.v
    Info (12023): Found entity 1: TWIDLE_6_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/tw_factor_generator.v
    Info (12023): Found entity 1: tw_factor_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/top_module.v
    Info (12023): Found entity 1: top_module
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/test_real.v
    Info (12023): Found entity 1: test_real
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/signed_shift_register.v
    Info (12023): Found entity 1: signed_shift_register
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register_with_valid.v
    Info (12023): Found entity 1: shift_register_with_valid
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register.v
    Info (12023): Found entity 1: shift_register
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix2.v
    Info (12023): Found entity 1: RADIX2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix.v
    Info (12023): Found entity 1: RADIX
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/out_addres_generator.v
    Info (12023): Found entity 1: out_addres_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiply.v
    Info (12023): Found entity 1: multiply
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiplexor.v
    Info (12023): Found entity 1: multiplexor
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modifying_adder.v
    Info (12023): Found entity 1: modifying_adder
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_radix2.v
    Info (12023): Found entity 1: MODIFY_RADIX2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_fft.v
    Info (12023): Found entity 1: MODIFY_FFT
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_bit
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_25_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_20_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_15_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_10_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_5_v
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/final_addres_generator.v
    Info (12023): Found entity 1: final_addres_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/demultiplexor.v
    Info (12023): Found entity 1: demultiplexor
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control2.v
    Info (12023): Found entity 1: MODIFY_CONTROL
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control_norm.v
    Info (12023): Found entity 1: CONTROL_norm
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_tw_factor_generator.v
    Info (12023): Found entity 1: class_tw_factor_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_fft.v
    Info (12023): Found entity 1: CLASS_FFT
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_control.v
    Info (12023): Found entity 1: CLASS_CONTROL
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_generator.v
    Info (12023): Found entity 1: addres_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_1st_generator.v
    Info (12023): Found entity 1: addres_1st_generator
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/add_multiplier_generator.v
    Info (12023): Found entity 1: add_multiplier_generator
Warning (10236): Verilog HDL Implicit Net warning at MODIFY_FFT.v(71): created implicit net for "en_modify_tw"
Warning (10222): Verilog HDL Parameter Declaration warning at top_module.v(43): Parameter Declaration in module "top_module" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX"
Info (12128): Elaborating entity "INVERT_ADDR" for hierarchy "INVERT_ADDR:INVERT_ADDR"
Info (12128): Elaborating entity "MODIFY_FFT" for hierarchy "MODIFY_FFT:MODIFY_FFT"
Info (12128): Elaborating entity "add_multiplier_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|add_multiplier_generator:multiplier_gen_inst"
Info (12128): Elaborating entity "MODIFY_CONTROL" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"
Warning (10240): Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable "rd_ptr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable "rd_ptr_angle", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "rd_ptr_angle_temp[8]" at CONTROL2.v(31) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "rd_ptr_angle[0]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[1]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[2]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[3]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[4]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[5]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[6]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[7]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[8]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[9]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr_angle[10]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[0]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[1]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[2]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[3]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[4]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[5]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[6]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[7]" at CONTROL2.v(118)
Info (10041): Inferred latch for "rd_ptr[8]" at CONTROL2.v(118)
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register"
Info (12128): Elaborating entity "addres_1st_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator"
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0"
Warning (10230): Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "final_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator"
Warning (10230): Verilog HDL assignment warning at final_addres_generator.v(74): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "out_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator"
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst"
Info (12128): Elaborating entity "RAM" for hierarchy "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store"
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst"
Info (12128): Elaborating entity "M_TWIDLE_14_B_0_20_v" for hierarchy "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"
Warning (10030): Net "cos.data_a" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cos.waddr_a" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin.data_a" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin.waddr_a" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_cos.data_a" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_cos.waddr_a" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_sin.data_a" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_sin.waddr_a" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cos.we_a" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin.we_a" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_cos.we_a" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "m_sin.we_a" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "demultiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst"
Info (12128): Elaborating entity "MODIFY_RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst"
Info (12128): Elaborating entity "multiply" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1"
Info (12128): Elaborating entity "modifying_adder" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Im_o2[0]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[1]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[2]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[3]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[4]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[5]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[6]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[7]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[8]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[9]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[10]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[11]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[12]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[13]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[14]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[15]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[16]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[17]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[18]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[19]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[20]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[21]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[22]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o2[23]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[0]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[1]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[2]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[3]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[4]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[5]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[6]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[7]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[8]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[9]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[10]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[11]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[12]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[13]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[14]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[15]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[16]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[17]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[18]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[19]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[20]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[21]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[22]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o2[23]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[0]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[1]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[2]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[3]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[4]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[5]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[6]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[7]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[8]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[9]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[10]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[11]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[12]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[13]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[14]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[15]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[16]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[17]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[18]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[19]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[20]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[21]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[22]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Im_o1[23]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[0]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[1]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[2]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[3]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[4]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[5]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[6]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[7]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[8]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[9]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[10]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[11]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[12]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[13]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[14]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[15]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[16]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[17]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[18]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[19]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[20]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[21]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[22]" at modifying_adder.v(24)
Info (10041): Inferred latch for "Re_o1[23]" at modifying_adder.v(24)
Info (12128): Elaborating entity "multiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst"
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX"
Info (12128): Elaborating entity "seg7_data2" for hierarchy "seg7_data2:SEG7_DATA2"
Warning (10036): Verilog HDL or VHDL warning at seg7_data2.v(41): object "re_o_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at seg7_data2.v(42): object "im_o_temp" assigned a value but never read
Warning (10858): Verilog HDL warning at seg7_data2.v(50): object max_chanel used but never assigned
Warning (10030): Net "max_chanel" at seg7_data2.v(50) has no driver or initial value, using a default initial value '0'
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|m_cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|data_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult1"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aod1.tdf
    Info (12023): Found entity 1: altsyncram_aod1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbh1.tdf
    Info (12023): Found entity 1: altsyncram_cbh1
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du81.tdf
    Info (12023): Found entity 1: altsyncram_du81
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu81.tdf
    Info (12023): Found entity 1: altsyncram_fu81
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eu81.tdf
    Info (12023): Found entity 1: altsyncram_eu81
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu81.tdf
    Info (12023): Found entity 1: altsyncram_gu81
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d0m.tdf
    Info (12023): Found entity 1: shift_taps_d0m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i681.tdf
    Info (12023): Found entity 1: altsyncram_i681
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k1t.tdf
    Info (12023): Found entity 1: mult_k1t
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_65t.tdf
    Info (12023): Found entity 1: mult_65t
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 484 buffer(s)
    Info (13019): Ignored 484 SOFT buffer(s)
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Warning (13012): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|rd_ptr_angle[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
Info (17049): 49 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
Info (21057): Implemented 1964 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 1776 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21062): Implemented 32 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Thu Feb 27 09:33:03 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg.


