
---------- Begin Simulation Statistics ----------
final_tick                               808706146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831716                       # Number of bytes of host memory used
host_op_rate                                    79318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2110.82                       # Real time elapsed on the host
host_tick_rate                              383123763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167425778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.808706                       # Number of seconds simulated
sim_ticks                                808706146000                       # Number of ticks simulated
system.cache.correctPredictions               8064605                       # Number of correct predictions
system.cache.coverage                        0.457388                       # Prediction per load percentage
system.cache.hitRatio                        0.753232                       # The ratio of hits to the total accesses to the cache
system.cache.hits                            55334670                       # Number of hits
system.cache.missLatency::samples            18128293                       # Ticks for misses to the cache
system.cache.missLatency::mean           39491.038401                       # Ticks for misses to the cache
system.cache.missLatency::gmean          32952.549506                       # Ticks for misses to the cache
system.cache.missLatency::stdev          31041.929378                       # Ticks for misses to the cache
system.cache.missLatency::0-65535            15945309     87.96%     87.96% # Ticks for misses to the cache
system.cache.missLatency::65536-131071        1792717      9.89%     97.85% # Ticks for misses to the cache
system.cache.missLatency::131072-196607        301011      1.66%     99.51% # Ticks for misses to the cache
system.cache.missLatency::196608-262143         20072      0.11%     99.62% # Ticks for misses to the cache
system.cache.missLatency::262144-327679         55300      0.31%     99.92% # Ticks for misses to the cache
system.cache.missLatency::327680-393215         10635      0.06%     99.98% # Ticks for misses to the cache
system.cache.missLatency::393216-458751          2604      0.01%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-524287           599      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::524288-589823            45      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             1      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total              18128293                       # Ticks for misses to the cache
system.cache.misses                          18128294                       # Number of misses
system.cache.percentCorrect                  0.972616                       # Accuracy
system.cache.totalLoads                      18128293                       # Total loads seen by cache
system.cache.totalPredictions                 8291661                       # Total predictions taken
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3701495                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          34743413                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9564269                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        18503487                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8939218                       # Number of indirect misses.
system.cpu.branchPred.lookups                38181462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1401733                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      2441452                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  94990375                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 77018052                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           3702616                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15288750                       # Number of branches committed
system.cpu.commit.bw_lim_events               8958366                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       151968699                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167425778                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    530755622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.315448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.231690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    473844066     89.28%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26583909      5.01%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6499804      1.22%     95.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8620435      1.62%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3398434      0.64%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1243271      0.23%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       747422      0.14%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       859915      0.16%     98.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8958366      1.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    530755622                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1051                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               558578                       # Number of function calls committed.
system.cpu.commit.int_insts                 167279260                       # Number of committed integer instructions.
system.cpu.commit.loads                      35042111                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       146195      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        120206337     71.80%     71.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             146      0.00%     71.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1436      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             77      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            144      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              64      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             99      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35041787     20.93%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12028859      7.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          288      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         167425778                       # Class of committed instruction
system.cpu.commit.refs                       47071258                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167425778                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.087061                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.087061                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             352067056                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              348297559                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                147442854                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  37249609                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                3747308                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              13157731                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    52569151                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        279834                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    14530731                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        439385                       # TLB misses on write requests
system.cpu.fetch.Branches                    38181462                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  28073385                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     266061115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1447657                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles    126596510                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      231316272                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles             35228897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          7287                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 7494616                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.047213                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          122023430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10966002                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.286033                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          553664558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.700298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.128056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                491718640     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3935810      0.71%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3861728      0.70%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3385759      0.61%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3532320      0.64%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5786773      1.05%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2952396      0.53%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2793107      0.50%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 35698025      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            553664558                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     19883                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      608                       # number of floating regfile writes
system.cpu.idleCycles                       255041589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4089517                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 20334716                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.554044                       # Inst execution rate
system.cpu.iew.exec_refs                    265131731                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14530730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               214303992                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              68773474                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                270                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            224019                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21948584                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           319299250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             250601001                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6094327                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             448058772                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                3037144                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              16451989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3747308                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              22603728                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked      55697180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          7388822                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        29377                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        48093                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        12032                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     33731363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      9919437                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          48093                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3839417                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         250100                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 263267823                       # num instructions consuming a value
system.cpu.iew.wb_count                     238319705                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.672470                       # average fanout of values written-back
system.cpu.iew.wb_producers                 177039733                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.294693                       # insts written-back per cycle
system.cpu.iew.wb_sent                      238764188                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                774325643                       # number of integer regfile reads
system.cpu.int_regfile_writes               202935680                       # number of integer regfile writes
system.cpu.ipc                               0.123654                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.123654                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            798298      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             185224278     40.78%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  199      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1491      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  92      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               20806      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   32      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   70      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 119      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     40.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            253236196     55.76%     96.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14867809      3.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3345      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            364      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              454153099                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   25707                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               50600                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        20059                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              43365                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    34522625                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.076015                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  294200      0.85%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     6      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               32911719     95.33%     96.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1315863      3.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               820      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              487851719                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1506547177                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    238299646                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         471176954                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  319298816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 454153099                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 434                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       151873472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          10104396                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            308                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    280985098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     553664558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.820268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           413697322     74.72%     74.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32293143      5.83%     80.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23461378      4.24%     84.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16721344      3.02%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34936227      6.31%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18313369      3.31%     97.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8416618      1.52%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3639549      0.66%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2185608      0.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       553664558                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.561580                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28074559                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1277                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          15762986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7269252                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             68773474                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21948584                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               314587559                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                        808706147                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               287559856                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             202757869                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               44066906                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                154013207                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               25915016                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents               1035938                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             881414057                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              336555374                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           392947168                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  42113950                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1607850                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                3747308                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              66207763                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                190189294                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             26188                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        563431605                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22474                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                229                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  88742058                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            196                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    841168424                       # The number of ROB reads
system.cpu.rob.rob_writes                   661804133                       # The number of ROB writes
system.cpu.timesIdled                        11487121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    45                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq            18128294                       # Transaction distribution
system.membus.trans_dist::ReadResp           18128293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     18128277                       # Transaction distribution
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port     54384864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total     54384864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54384864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port   2320420480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total   2320420480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2320420480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18128294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18128294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18128294                       # Request fanout histogram
system.membus.reqLayer2.occupancy        108769679000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              13.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy        93259989500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             11.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 808706146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst       522935040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data       637275776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1160210816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst    522935040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total      522935040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks   1160209728                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total       1160209728                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          8170860                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          9957434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             18128294                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks      18128277                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total            18128277                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          646631712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          788018960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1434650672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     646631712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         646631712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1434649327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1434649327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1434649327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         646631712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         788018960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2869299999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   9611954.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   2308274.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   4810684.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000215672500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        576936                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        576936                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             31623001                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             9046860                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     18128294                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    18128277                       # Number of write requests accepted
system.mem_ctrl.readBursts                   18128294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  18128277                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                11009336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                8516323                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             457986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1            2330270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             478738                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             290788                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             238904                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             282871                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             245471                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             431345                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             273707                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             291765                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10            226914                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            304946                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            317154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            226861                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            526782                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            194456                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0             518396                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1            3669749                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             610247                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             327930                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             275984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5             318438                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6             281661                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7             505180                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8             312818                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9             327374                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10            260060                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11            356501                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12            382233                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            258413                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14            982171                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            224772                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.02                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  111811490000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 35594790000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             245291952500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15706.16                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34456.16                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   4433852                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  8218344                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  62.28                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.50                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               18128294                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              18128277                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  7118958                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   94995                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                  129769                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  509401                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  607027                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  599357                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  584189                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  593738                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  673321                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  615515                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  580154                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  578631                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  577583                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  577308                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  577158                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  577125                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  577046                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  576987                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  576967                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                    3416                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                    1447                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                     564                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                     179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples      4078683                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     262.529794                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    158.118965                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    301.794234                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127       1614623     39.59%     39.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255      1180823     28.95%     68.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383       413916     10.15%     78.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511       190874      4.68%     83.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639       111367      2.73%     86.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        72090      1.77%     87.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        52200      1.28%     89.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        42354      1.04%     90.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       400436      9.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total       4078683                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       576936                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       12.339240                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      11.970916                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       2.884212                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1                1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2-3              180      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4-5             3881      0.67%      0.70% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6-7            24548      4.25%      4.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8-9            72725     12.61%     17.56% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::10-11         121099     20.99%     38.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::12-13         140804     24.41%     62.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::14-15         132643     22.99%     85.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16-17          67255     11.66%     97.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::18-19          11556      2.00%     99.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::20-21           1941      0.34%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::22-23            279      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24-25             21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::26-27              2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::40-41              1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         576936                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       576936                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.660300                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.617284                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.243487                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            434548     75.32%     75.32% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17             10510      1.82%     77.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             56925      9.87%     87.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19             46540      8.07%     95.08% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20             25807      4.47%     99.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21              2104      0.36%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22               362      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23               100      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::28                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         576936                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               455613312                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                704597504                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                615163328                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys               1160210816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys            1160209728                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        563.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        760.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1434.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1434.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         10.34                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     5.94                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   808706134000                       # Total gap between requests
system.mem_ctrl.avgGap                       22305.09                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst    147729536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data    307883776                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks    615163328                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 182673937.536762565374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 380711557.001076638699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 760675964.987658143044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      8170860                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      9957434                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks     18128277                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst  71635851250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 173656101250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 20345543952000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst      8767.24                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     17439.84                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1122309.86                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy           12376804440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            6578423775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          16868856900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy         16204665240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      63838354320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      342875921280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       21805542240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        480548568195                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         594.219013                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  53725670500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  27004380000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 727976095500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy           16745035020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            8900178210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          33960503220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy         33969593700                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      63838354320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      362179079580                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5550251040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        525142995090                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         649.361944                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  11381471000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  27004380000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 770320295000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 808706146000                       # Cumulative time (in ticks) in various power states
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 808706146000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808706146000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808706146000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 808706146000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
