# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench2_new.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 11:10:11 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 11:19:54 on Jun 13,2024, Elapsed time: 0:09:43
# Errors: 0, Warnings: 2
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 11:20:01 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Break in Module alu at C:/Users/y1499/OneDrive/Desktop/cse141l/code/alu.sv line 17
quit -sim
# End time: 11:43:03 on Jun 13,2024, Elapsed time: 0:23:02
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 11:43:10 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Break in Module reg_file in file C:/Users/y1499/OneDrive/Desktop/cse141l/code/reg_file.sv
quit -sim
# End time: 11:59:41 on Jun 13,2024, Elapsed time: 0:16:31
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:00:01 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/cse141l/test benches/program2/test_bench2_new.sv line 23
quit -sim
# End time: 12:10:54 on Jun 13,2024, Elapsed time: 0:10:53
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 12:11:12 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Break in Module top_level at C:/Users/y1499/OneDrive/Desktop/cse141l/code/top_level.sv line 36
quit -sim
# End time: 14:46:13 on Jun 13,2024, Elapsed time: 2:35:01
# Errors: 0, Warnings: 1
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of PC_testbench.sv was successful.
# Compile of test_bench2_new.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 17:15:06 on Jun 13,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave  \
sim:/test_bench/D1/pc1/prog_ctr_out
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]} \
{sim:/test_bench/D1/dm/core[67]} \
{sim:/test_bench/D1/dm/core[68]} \
{sim:/test_bench/D1/dm/core[69]} \
{sim:/test_bench/D1/dm/core[70]} \
{sim:/test_bench/D1/dm/core[71]} \
{sim:/test_bench/D1/dm/core[72]} \
{sim:/test_bench/D1/dm/core[73]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 19:18:56 on Jun 13,2024, Elapsed time: 2:03:50
# Errors: 0, Warnings: 2
