
*** Running vivado
    with args -log instruction_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_memory.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source instruction_memory.tcl -notrace
Command: synth_design -top instruction_memory -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2624
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:22]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (1#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:23]
WARNING: [Synth 8-689] width (2) of port connection 'RegSrc' does not match port width (1) of module 'control_unit' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:35]
INFO: [Synth 8-6157] synthesizing module 'instruction' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mux2_3' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux2_3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2_3' (2#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux2_3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/register.sv:23]
WARNING: [Synth 8-6090] variable 'rf' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/register.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder2' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/fulladder2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder2' (5#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/fulladder2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (6#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (7#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/data_memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (9#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/data_memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction' (10#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction.sv:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:39]
WARNING: [Synth 8-7071] port 'y' of module 'mux2' is unconnected for instance 'muxPC' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:39]
WARNING: [Synth 8-7023] instance 'muxPC' of module 'mux2' has 4 connections declared, but only 3 given [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (11#1) [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'AluSrc_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'RegSrc_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:37]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/emrek/proje11/proje11.srcs/sources_1/new/control_unit.sv:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                8 Bit    Registers := 11    
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   20 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     2|
|4     |IBUF |     1|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |    13|
|2     |  datapath |instruction |     2|
|3     |    rgstr  |register    |     2|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.898 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 999.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/emrek/proje11/proje11.runs/synth_1/instruction_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instruction_memory_utilization_synth.rpt -pb instruction_memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 13:49:09 2021...
