<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</text>
<text>Date: Wed Jun 23 22:08:59 2021
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[0] </cell>
 <cell>(218, 54)</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell>874</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(219, 54)</cell>
 <cell>ResetAND_RNIMHJB/U0_YNn_GSouth</cell>
 <cell>419</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[3] </cell>
 <cell>(221, 54)</cell>
 <cell>AND2_0_RNIKOS1/U0_YNn</cell>
 <cell>155</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[2] </cell>
 <cell>(220, 54)</cell>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ResetAND:Y</cell>
 <cell>(389, 27)</cell>
 <cell>GB[1] </cell>
 <cell>NN_1</cell>
 <cell>ROUTED</cell>
 <cell>128</cell>
</row>
<row>
 <cell>2</cell>
 <cell>AND2_0:Y</cell>
 <cell>(333, 21)</cell>
 <cell>GB[3] </cell>
 <cell>debug_led_net_0</cell>
 <cell>ROUTED</cell>
 <cell>18</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell>Pin Swapped for Back Annotation Only</cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE1 (390, 92)</cell>
 <cell>None</cell>
 <cell>GB[0] </cell>
 <cell>sb_sb_0/CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>CCC-NE1 (390, 92)</cell>
 <cell>GL1 =&gt; GL2</cell>
 <cell>GB[2] </cell>
 <cell>sb_sb_0/CCC_0/GL1_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>(396, 92)</cell>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</cell>
 <cell>CCC-NE1 (390, 92)</cell>
 <cell>sb_sb_0/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[0] </cell>
 <cell>(218, 54)</cell>
 <cell>sb_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell>874</cell>
 <cell>1</cell>
 <cell>(218, 102)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(219, 57)</cell>
 <cell>15</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(219, 54)</cell>
 <cell>ResetAND_RNIMHJB/U0_YNn_GSouth</cell>
 <cell>419</cell>
 <cell>1</cell>
 <cell>(218, 21)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(218, 24)</cell>
 <cell>52</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(218, 27)</cell>
 <cell>91</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(218, 30)</cell>
 <cell>79</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(218, 51)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(219, 33)</cell>
 <cell>79</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(219, 36)</cell>
 <cell>72</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(219, 39)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(219, 42)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(219, 45)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(219, 48)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[3] </cell>
 <cell>(221, 54)</cell>
 <cell>AND2_0_RNIKOS1/U0_YNn</cell>
 <cell>155</cell>
 <cell> </cell>
 <cell>(218, 57)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[2] </cell>
 <cell>(220, 54)</cell>
 <cell>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(218, 0)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32</cell>
 <cell>MemorySynchronizer_0/un1_nreset_62_rs:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_44:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_44_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_17_rs:CLK</cell>
</row>
<row>
 <cell>3</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37</cell>
 <cell>MemorySynchronizer_0/un1_nreset_25_rs:CLK</cell>
</row>
<row>
 <cell>4</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_46:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_46_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_48_rs:CLK</cell>
</row>
<row>
 <cell>5</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_57_rs:CLK</cell>
</row>
<row>
 <cell>6</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34</cell>
 <cell>MemorySynchronizer_0/un1_nreset_45_rs:CLK</cell>
</row>
<row>
 <cell>7</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_38:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_38_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_11_rs:CLK</cell>
</row>
<row>
 <cell>8</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46</cell>
 <cell>MemorySynchronizer_0/un1_nreset_39_rs:CLK</cell>
</row>
<row>
 <cell>9</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_30_rs:CLK</cell>
</row>
<row>
 <cell>10</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35</cell>
 <cell>MemorySynchronizer_0/un1_nreset_46_rs:CLK</cell>
</row>
<row>
 <cell>11</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_33_rs:CLK</cell>
</row>
<row>
 <cell>12</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43</cell>
 <cell>MemorySynchronizer_0/un1_nreset_36_rs:CLK</cell>
</row>
<row>
 <cell>13</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52</cell>
 <cell>MemorySynchronizer_0/un1_nreset_52_rs:CLK</cell>
</row>
<row>
 <cell>14</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_28_rs:CLK</cell>
</row>
<row>
 <cell>15</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_13_rs:CLK</cell>
</row>
<row>
 <cell>16</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33</cell>
 <cell>MemorySynchronizer_0/un1_nreset_47_rs:CLK</cell>
</row>
<row>
 <cell>17</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36</cell>
 <cell>MemorySynchronizer_0/un1_nreset_5_rs:CLK</cell>
</row>
<row>
 <cell>18</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_16_rs:CLK</cell>
</row>
<row>
 <cell>19</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_6_rs:CLK</cell>
</row>
<row>
 <cell>20</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_49_rs:CLK</cell>
</row>
<row>
 <cell>21</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_34_rs:CLK</cell>
</row>
<row>
 <cell>22</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_41:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_41_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_14_rs:CLK</cell>
</row>
<row>
 <cell>23</cell>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y</cell>
 <cell>MemorySynchronizer_0/N_1978_i</cell>
 <cell>MemorySynchronizer_0/un1_nreset_31_rs:CLK</cell>
</row>
<row>
 <cell>24</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40</cell>
 <cell>MemorySynchronizer_0/un1_nreset_22_rs:CLK</cell>
</row>
<row>
 <cell>25</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_23_rs:CLK</cell>
</row>
<row>
 <cell>26</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60</cell>
 <cell>MemorySynchronizer_0/un1_nreset_60_rs:CLK</cell>
</row>
<row>
 <cell>27</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53</cell>
 <cell>MemorySynchronizer_0/un1_nreset_53_rs:CLK</cell>
</row>
<row>
 <cell>28</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47</cell>
 <cell>MemorySynchronizer_0/un1_nreset_20_rs:CLK</cell>
</row>
<row>
 <cell>29</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_10_rs:CLK</cell>
</row>
<row>
 <cell>30</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38</cell>
 <cell>MemorySynchronizer_0/un1_nreset_51_rs:CLK</cell>
</row>
<row>
 <cell>31</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39</cell>
 <cell>MemorySynchronizer_0/un1_nreset_43_rs:CLK</cell>
</row>
<row>
 <cell>32</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59</cell>
 <cell>MemorySynchronizer_0/un1_nreset_59_rs:CLK</cell>
</row>
<row>
 <cell>33</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61</cell>
 <cell>MemorySynchronizer_0/un1_nreset_24_rs:CLK</cell>
</row>
<row>
 <cell>34</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44</cell>
 <cell>MemorySynchronizer_0/un1_nreset_37_rs:CLK</cell>
</row>
<row>
 <cell>35</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_21_rs:CLK</cell>
</row>
<row>
 <cell>36</cell>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y</cell>
 <cell>MemorySynchronizer_0/N_1981_i</cell>
 <cell>MemorySynchronizer_0/un1_nreset_41_rs:CLK</cell>
</row>
<row>
 <cell>37</cell>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y</cell>
 <cell>MemorySynchronizer_0/N_1979_i</cell>
 <cell>MemorySynchronizer_0/un1_nreset_18_rs:CLK</cell>
</row>
<row>
 <cell>38</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_29_rs:CLK</cell>
</row>
<row>
 <cell>39</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42</cell>
 <cell>MemorySynchronizer_0/un1_nreset_35_rs:CLK</cell>
</row>
<row>
 <cell>40</cell>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y</cell>
 <cell>MemorySynchronizer_0/N_21_i</cell>
 <cell>MemorySynchronizer_0/un1_nreset_3_rs:CLK</cell>
</row>
<row>
 <cell>41</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51</cell>
 <cell>MemorySynchronizer_0/un1_nreset_26_rs:CLK</cell>
</row>
<row>
 <cell>42</cell>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK90D[21]:Y</cell>
 <cell>MemorySynchronizer_0/N_1980_i</cell>
 <cell>MemorySynchronizer_0/un1_nreset_12_rs:CLK</cell>
</row>
<row>
 <cell>43</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45</cell>
 <cell>MemorySynchronizer_0/un1_nreset_38_rs:CLK</cell>
</row>
<row>
 <cell>44</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_42:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_42_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_15_rs:CLK</cell>
</row>
<row>
 <cell>45</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31</cell>
 <cell>MemorySynchronizer_0/un1_nreset_40_rs:CLK</cell>
</row>
<row>
 <cell>46</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_55_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_55</cell>
 <cell>MemorySynchronizer_0/un1_nreset_55_rs:CLK</cell>
</row>
<row>
 <cell>47</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_54_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_54</cell>
 <cell>MemorySynchronizer_0/un1_nreset_54_rs:CLK</cell>
</row>
<row>
 <cell>48</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_7_rs:CLK</cell>
</row>
<row>
 <cell>49</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_61_rs:CLK</cell>
</row>
<row>
 <cell>50</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_19_rs:CLK</cell>
</row>
<row>
 <cell>51</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41</cell>
 <cell>MemorySynchronizer_0/un1_nreset_4_rs:CLK</cell>
</row>
<row>
 <cell>52</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_27_rs:CLK</cell>
</row>
<row>
 <cell>53</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_56_rs:CLK</cell>
</row>
<row>
 <cell>54</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_54_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_54_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_44_rs:CLK</cell>
</row>
<row>
 <cell>55</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_58_rs:CLK</cell>
</row>
<row>
 <cell>56</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49</cell>
 <cell>MemorySynchronizer_0/un1_nreset_1_rs:CLK</cell>
</row>
<row>
 <cell>57</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_57:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_57_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_50_rs:CLK</cell>
</row>
<row>
 <cell>58</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_8_rs:CLK</cell>
</row>
<row>
 <cell>59</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48</cell>
 <cell>MemorySynchronizer_0/un1_nreset_2_rs:CLK</cell>
</row>
<row>
 <cell>60</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_9_rs:CLK</cell>
</row>
<row>
 <cell>61</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_50_0_a2_0_a2:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_50</cell>
 <cell>MemorySynchronizer_0/un1_nreset_42_rs:CLK</cell>
</row>
<row>
 <cell>62</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y</cell>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51_Z</cell>
 <cell>MemorySynchronizer_0/un1_nreset_32_rs:CLK</cell>
</row>
</table>
</section>
</doc>
