Fitter report for embertrail_fpga_deployment_top
Sat Apr 05 17:46:36 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ALTSYNCRAM
 27. |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr 05 17:46:36 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; embertrail_fpga_deployment_top             ;
; Top-level Entity Name              ; embertrail_fpga_deployment_top             ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 4,746 / 15,408 ( 31 % )                    ;
;     Total combinational functions  ; 3,480 / 15,408 ( 23 % )                    ;
;     Dedicated logic registers      ; 3,122 / 15,408 ( 20 % )                    ;
; Total registers                    ; 3122                                       ;
; Total pins                         ; 46 / 347 ( 13 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 49,152 / 516,096 ( 10 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  15.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; clockOutPut ; Missing drive strength and slew rate ;
; LEDS[9]     ; Missing drive strength and slew rate ;
; LEDS[8]     ; Missing drive strength and slew rate ;
; LEDS[7]     ; Missing drive strength and slew rate ;
; LEDS[6]     ; Missing drive strength and slew rate ;
; LEDS[5]     ; Missing drive strength and slew rate ;
; LEDS[4]     ; Missing drive strength and slew rate ;
; LEDS[3]     ; Missing drive strength and slew rate ;
; LEDS[2]     ; Missing drive strength and slew rate ;
; LEDS[1]     ; Missing drive strength and slew rate ;
; LEDS[0]     ; Missing drive strength and slew rate ;
; M7Segs14[7] ; Missing drive strength and slew rate ;
; M7Segs14[6] ; Missing drive strength and slew rate ;
; M7Segs14[5] ; Missing drive strength and slew rate ;
; M7Segs14[4] ; Missing drive strength and slew rate ;
; M7Segs14[3] ; Missing drive strength and slew rate ;
; M7Segs14[2] ; Missing drive strength and slew rate ;
; M7Segs14[1] ; Missing drive strength and slew rate ;
; M7Segs14[0] ; Missing drive strength and slew rate ;
; M7Segs15[7] ; Missing drive strength and slew rate ;
; M7Segs15[6] ; Missing drive strength and slew rate ;
; M7Segs15[5] ; Missing drive strength and slew rate ;
; M7Segs15[4] ; Missing drive strength and slew rate ;
; M7Segs15[3] ; Missing drive strength and slew rate ;
; M7Segs15[2] ; Missing drive strength and slew rate ;
; M7Segs15[1] ; Missing drive strength and slew rate ;
; M7Segs15[0] ; Missing drive strength and slew rate ;
; M7Segs16[7] ; Missing drive strength and slew rate ;
; M7Segs16[6] ; Missing drive strength and slew rate ;
; M7Segs16[5] ; Missing drive strength and slew rate ;
; M7Segs16[4] ; Missing drive strength and slew rate ;
; M7Segs16[3] ; Missing drive strength and slew rate ;
; M7Segs16[2] ; Missing drive strength and slew rate ;
; M7Segs16[1] ; Missing drive strength and slew rate ;
; M7Segs16[0] ; Missing drive strength and slew rate ;
; M7Segs17[7] ; Missing drive strength and slew rate ;
; M7Segs17[6] ; Missing drive strength and slew rate ;
; M7Segs17[5] ; Missing drive strength and slew rate ;
; M7Segs17[4] ; Missing drive strength and slew rate ;
; M7Segs17[3] ; Missing drive strength and slew rate ;
; M7Segs17[2] ; Missing drive strength and slew rate ;
; M7Segs17[1] ; Missing drive strength and slew rate ;
; M7Segs17[0] ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6876 ) ; 0.00 % ( 0 / 6876 )        ; 0.00 % ( 0 / 6876 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6876 ) ; 0.00 % ( 0 / 6876 )        ; 0.00 % ( 0 / 6876 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3968 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 210 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2686 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/output_files/embertrail_fpga_deployment_top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 4,746 / 15,408 ( 31 % )   ;
;     -- Combinational with no register       ; 1624                      ;
;     -- Register only                        ; 1266                      ;
;     -- Combinational with a register        ; 1856                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2236                      ;
;     -- 3 input functions                    ; 986                       ;
;     -- <=2 input functions                  ; 258                       ;
;     -- Register only                        ; 1266                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3319                      ;
;     -- arithmetic mode                      ; 161                       ;
;                                             ;                           ;
; Total registers*                            ; 3,122 / 17,068 ( 18 % )   ;
;     -- Dedicated logic registers            ; 3,122 / 15,408 ( 20 % )   ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 363 / 963 ( 38 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 46 / 347 ( 13 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M9Ks                                        ; 6 / 56 ( 11 % )           ;
; Total block memory bits                     ; 49,152 / 516,096 ( 10 % ) ;
; Total block memory implementation bits      ; 55,296 / 516,096 ( 11 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 10% / 9% / 11%            ;
; Peak interconnect usage (total/H/V)         ; 45% / 42% / 50%           ;
; Maximum fan-out                             ; 2328                      ;
; Highest non-global fan-out                  ; 1094                      ;
; Total fan-out                               ; 22749                     ;
; Average fan-out                             ; 2.97                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 2638 / 15408 ( 17 % ) ; 144 / 15408 ( < 1 % ) ; 1964 / 15408 ( 13 % )          ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1436                  ; 54                    ; 134                            ; 0                              ;
;     -- Register only                        ; 7                     ; 24                    ; 1235                           ; 0                              ;
;     -- Combinational with a register        ; 1195                  ; 66                    ; 595                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 1786                  ; 50                    ; 400                            ; 0                              ;
;     -- 3 input functions                    ; 741                   ; 33                    ; 212                            ; 0                              ;
;     -- <=2 input functions                  ; 104                   ; 37                    ; 117                            ; 0                              ;
;     -- Register only                        ; 7                     ; 24                    ; 1235                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 2550                  ; 112                   ; 657                            ; 0                              ;
;     -- arithmetic mode                      ; 81                    ; 8                     ; 72                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 1202                  ; 90                    ; 1830                           ; 0                              ;
;     -- Dedicated logic registers            ; 1202 / 15408 ( 8 % )  ; 90 / 15408 ( < 1 % )  ; 1830 / 15408 ( 12 % )          ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 204 / 963 ( 21 % )    ; 14 / 963 ( 1 % )      ; 173 / 963 ( 18 % )             ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 46                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 16384                 ; 0                     ; 32768                          ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                     ; 36864                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 56 ( 3 % )        ; 0 / 56 ( 0 % )        ; 4 / 56 ( 7 % )                 ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 16                    ; 133                   ; 2240                           ; 1                              ;
;     -- Registered Input Connections         ; 15                    ; 99                    ; 1943                           ; 0                              ;
;     -- Output Connections                   ; 2223                  ; 151                   ; 1                              ; 15                             ;
;     -- Registered Output Connections        ; 192                   ; 150                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 16272                 ; 830                   ; 8601                           ; 23                             ;
;     -- Registered Connections               ; 7363                  ; 588                   ; 4864                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                   ; 2100                           ; 16                             ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                    ; 141                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 2100                  ; 141                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 16                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 6                     ; 21                    ; 315                            ; 1                              ;
;     -- Output Ports                         ; 141                   ; 39                    ; 268                            ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 97                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                    ; 257                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 64                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 257                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Embertrail_clock   ; G21   ; 6        ; 41           ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Embertrail_clockEn ; H5    ; 1        ; 0            ; 27           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Embertrail_reset   ; J6    ; 1        ; 0            ; 24           ; 0            ; 1094                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDS[0]     ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[1]     ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[2]     ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[3]     ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[4]     ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[5]     ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[6]     ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[7]     ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[8]     ; B2    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDS[9]     ; B1    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[0] ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[1] ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[2] ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[3] ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[4] ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[5] ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[6] ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs14[7] ; G3    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M7Segs15[0] ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[1] ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[2] ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[3] ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[4] ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[5] ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[6] ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs15[7] ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[0] ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[1] ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[2] ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[3] ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[4] ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[5] ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[6] ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs16[7] ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[0] ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[1] ; F15   ; 7        ; 39           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[2] ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[3] ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[4] ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[5] ; D19   ; 7        ; 37           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[6] ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; M7Segs17[7] ; G16   ; 7        ; 39           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; clockOutPut ; D17   ; 7        ; 37           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                    ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                    ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                    ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                    ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                     ; Use as regular IO        ; M7Segs17[0]             ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                     ; Use as regular IO        ; M7Segs15[4]             ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                     ; Use as regular IO        ; M7Segs15[5]             ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                     ; Use as regular IO        ; M7Segs16[5]             ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; M7Segs14[6]             ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                     ; Use as regular IO        ; M7Segs16[6]             ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                     ; Use as regular IO        ; M7Segs16[7]             ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                     ; Use as regular IO        ; M7Segs16[2]             ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                     ; Use as regular IO        ; M7Segs16[3]             ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                    ; Use as regular IO        ; M7Segs16[4]             ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                    ; Use as regular IO        ; M7Segs16[0]             ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO        ; M7Segs16[1]             ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                    ; Use as regular IO        ; M7Segs14[0]             ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                    ; Use as regular IO        ; M7Segs14[1]             ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 33 ( 52 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 41 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 32 / 47 ( 68 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; M7Segs16[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; M7Segs16[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 307        ; 7        ; M7Segs16[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; M7Segs15[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; M7Segs15[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; M7Segs15[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; M7Segs17[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; LEDS[9]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; LEDS[8]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; M7Segs16[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 313        ; 7        ; M7Segs16[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 308        ; 7        ; M7Segs16[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; M7Segs15[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; M7Segs15[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; M7Segs17[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; M7Segs17[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; LEDS[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDS[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; M7Segs16[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; M7Segs17[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; M7Segs15[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; clockOutPut                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; M7Segs17[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; LEDS[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; M7Segs14[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; M7Segs16[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 294        ; 7        ; M7Segs15[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; LEDS[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; M7Segs14[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 302        ; 7        ; M7Segs14[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 306        ; 7        ; M7Segs14[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 279        ; 7        ; M7Segs15[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 276        ; 7        ; M7Segs17[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; M7Segs14[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; M7Segs14[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; M7Segs17[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 277        ; 7        ; M7Segs17[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; Embertrail_clock                                          ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; LEDS[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; Embertrail_clockEn                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; M7Segs14[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 303        ; 7        ; M7Segs14[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; LEDS[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDS[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDS[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; Embertrail_reset                                          ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                       ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------+
; SDC pin name                  ; inst13|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                            ;
; Compensate clock              ; clock0                                                            ;
; Compensated input/output pins ; --                                                                ;
; Switchover type               ; --                                                                ;
; Input frequency 0             ; 50.0 MHz                                                          ;
; Input frequency 1             ; --                                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                                          ;
; Nominal VCO frequency         ; 500.0 MHz                                                         ;
; VCO post scale K counter      ; 2                                                                 ;
; VCO frequency control         ; Auto                                                              ;
; VCO phase shift step          ; 250 ps                                                            ;
; VCO multiply                  ; --                                                                ;
; VCO divide                    ; --                                                                ;
; Freq min lock                 ; 30.0 MHz                                                          ;
; Freq max lock                 ; 65.02 MHz                                                         ;
; M VCO Tap                     ; 0                                                                 ;
; M Initial                     ; 1                                                                 ;
; M value                       ; 10                                                                ;
; N value                       ; 1                                                                 ;
; Charge pump current           ; setting 1                                                         ;
; Loop filter resistance        ; setting 27                                                        ;
; Loop filter capacitance       ; setting 0                                                         ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                              ;
; Bandwidth type                ; Medium                                                            ;
; Real time reconfigurable      ; Off                                                               ;
; Scan chain MIF file           ; --                                                                ;
; Preserve PLL counter order    ; Off                                                               ;
; PLL location                  ; PLL_2                                                             ;
; Inclk0 signal                 ; Embertrail_clock                                                  ;
; Inclk1 signal                 ; --                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                     ;
; Inclk1 signal type            ; --                                                                ;
+-------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 50  ; 1.0 MHz          ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C0      ; 500           ; 250/250 Even ; --            ; 1       ; 0       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |embertrail_fpga_deployment_top                                                                         ; 4746 (5)    ; 3122 (0)                  ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 46   ; 0            ; 1624 (5)     ; 1266 (0)          ; 1856 (0)         ; |embertrail_fpga_deployment_top                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Embertrail_top:inst|                                                                                ; 2609 (0)    ; 1187 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1422 (0)     ; 7 (0)             ; 1180 (0)         ; |embertrail_fpga_deployment_top|Embertrail_top:inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |Embertrail_ctrl:i1|                                                                              ; 2609 (813)  ; 1187 (163)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1422 (650)   ; 7 (7)             ; 1180 (509)       ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1                                                                                                                                                                                                                                                                                                ; work         ;
;          |alu:A1|                                                                                       ; 331 (331)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 331 (331)    ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1                                                                                                                                                                                                                                                                                         ; work         ;
;          |alu:A2|                                                                                       ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2                                                                                                                                                                                                                                                                                         ; work         ;
;          |register_file:RF|                                                                             ; 1383 (1383) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 359 (359)    ; 0 (0)             ; 1024 (1024)      ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF                                                                                                                                                                                                                                                                               ; work         ;
;    |dMEM:inst3|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|dMEM:inst3                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_88j2:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;    |iMem:inst4|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|iMem:inst4                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_sj12:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;    |lpm_counter0:inst17|                                                                                ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |embertrail_fpga_deployment_top|lpm_counter0:inst17                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |embertrail_fpga_deployment_top|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                 ; work         ;
;          |cntr_lph:auto_generated|                                                                      ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |embertrail_fpga_deployment_top|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |pcAdder:inst12|                                                                                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pcAdder:inst12                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                      ; work         ;
;          |add_sub_arh:auto_generated|                                                                   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_arh:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |pll:inst13|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pll:inst13                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pll:inst13|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|pll:inst13|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 24 (0)            ; 66 (0)           ; |embertrail_fpga_deployment_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (102)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 24 (24)           ; 66 (41)          ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1964 (257)  ; 1830 (256)                ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (1)      ; 1235 (256)        ; 595 (0)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1707 (0)    ; 1574 (0)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (0)      ; 979 (0)           ; 595 (0)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1707 (621)  ; 1574 (588)                ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (33)     ; 979 (531)         ; 595 (56)         ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 54 (52)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 35 (35)           ; 18 (0)           ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_h024:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h024:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 8 (8)             ; 44 (44)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 699 (1)     ; 656 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 397 (0)           ; 259 (1)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 640 (0)     ; 640 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 384 (0)           ; 256 (0)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 384 (384)   ; 384 (384)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 256 (256)         ; 128 (128)        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 384 (0)     ; 256 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 128 (0)           ; 256 (0)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 54 (44)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 9 (0)             ; 2 (1)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 198 (11)    ; 183 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (11)      ; 0 (0)             ; 183 (0)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_tgi:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tgi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 128 (128)        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; clockOutPut        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[9]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[8]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[7]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDS[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs14[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs15[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs16[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M7Segs17[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Embertrail_reset   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Embertrail_clockEn ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Embertrail_clock   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                               ;
+--------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------+-------------------+---------+
; Embertrail_reset                                                               ;                   ;         ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[0]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[9]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[7]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[6]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[5]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[4]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[3]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[2]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[1]                           ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[10]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[11]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[12]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[13]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[14]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[15]                          ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[1]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[5]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[0]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[4]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[3]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|opStage[2]                       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]~15                        ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]~3     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]~21    ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]~40  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][4]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][4]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][5]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][5]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][6]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][6]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][7]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][7]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][8]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][8]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][9]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][9]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][10]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][10]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][11]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][11]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][12]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][12]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][13]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][13]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][14]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][14]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][15]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][15]     ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][2]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][2]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][0]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][0]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][1]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][1]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][3]       ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][3]      ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][1]~58   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][13]~61  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][0]~64   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][7]~67   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][4]~70   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][11]~73  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]~76  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][11]~79  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][6]~82   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][7]~85   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][12]~88  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][5]~91   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][3]~94   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]~97   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][9]~100  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]~103   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]~106   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]~109   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]~112   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][12]~115  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][11]~118 ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][15]~121  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][4]~124  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][7]~127   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]~130   ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][11]~133 ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][9]~136  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][3]~139  ; 1                 ; 6       ;
;      - Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][4]~142  ; 1                 ; 6       ;
;      - M7Segs14[2]~output                                                      ; 1                 ; 6       ;
;      - M7Segs14[1]~output                                                      ; 1                 ; 6       ;
;      - M7Segs14[0]~output                                                      ; 1                 ; 6       ;
;      - M7Segs15[1]~output                                                      ; 1                 ; 6       ;
;      - M7Segs16[2]~output                                                      ; 1                 ; 6       ;
;      - M7Segs16[1]~output                                                      ; 1                 ; 6       ;
;      - M7Segs16[0]~output                                                      ; 1                 ; 6       ;
;      - M7Segs17[2]~output                                                      ; 1                 ; 6       ;
;      - M7Segs17[1]~output                                                      ; 1                 ; 6       ;
;      - M7Segs17[0]~output                                                      ; 1                 ; 6       ;
;      - M7Segs17[4]~output                                                      ; 1                 ; 6       ;
;      - M7Segs17[5]~output                                                      ; 1                 ; 6       ;
;      - M7Segs16[4]~output                                                      ; 1                 ; 6       ;
;      - M7Segs16[5]~output                                                      ; 1                 ; 6       ;
;      - M7Segs15[5]~output                                                      ; 1                 ; 6       ;
; Embertrail_clockEn                                                             ;                   ;         ;
;      - inst14                                                                  ; 0                 ; 6       ;
; Embertrail_clock                                                               ;                   ;         ;
+--------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Embertrail_clock                                                                                                                                                                                                                                                                     ; PIN_G21            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Embertrail_reset                                                                                                                                                                                                                                                                     ; PIN_J6             ; 1094    ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]~15                                                                                                                                                                                                                                     ; LCCOMB_X28_Y12_N26 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[5]~36                                                                                                                                                                                                                                 ; LCCOMB_X30_Y16_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[12]~3                                                                                                                                                                                                                                 ; LCCOMB_X28_Y12_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[3]~1                                                                                                                                                                                                                                   ; LCCOMB_X30_Y16_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[3]~339                                                                                                                                                                                                                                ; LCCOMB_X28_Y12_N14 ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[0]~11                                                                                                                                                                                                                                 ; LCCOMB_X29_Y18_N12 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always0~0                                                                                                                                                                                                                                     ; LCCOMB_X27_Y16_N28 ; 10      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always1~0                                                                                                                                                                                                                                     ; LCCOMB_X29_Y12_N8  ; 22      ; Read enable, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always2~0                                                                                                                                                                                                                                     ; LCCOMB_X22_Y10_N0  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1Addr                                                                                                                                                                                                                                     ; FF_X30_Y16_N11     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2ImmInst                                                                                                                                                                                                                                  ; FF_X29_Y12_N29     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2ImmInst~4                                                                                                                                                                                                                                ; LCCOMB_X28_Y12_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|noAluA2~0                                                                                                                                                                                                                                     ; LCCOMB_X28_Y12_N12 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[2]                                                                                                                                                                                                                                    ; FF_X28_Y12_N1      ; 34      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[3]                                                                                                                                                                                                                                    ; FF_X28_Y12_N29     ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][7]~127                                                                                                                                                                                                                ; LCCOMB_X19_Y15_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][11]~118                                                                                                                                                                                                              ; LCCOMB_X20_Y14_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][4]~124                                                                                                                                                                                                               ; LCCOMB_X22_Y14_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][3]~139                                                                                                                                                                                                               ; LCCOMB_X22_Y16_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][9]~136                                                                                                                                                                                                               ; LCCOMB_X21_Y20_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][11]~133                                                                                                                                                                                                              ; LCCOMB_X19_Y18_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][4]~142                                                                                                                                                                                                               ; LCCOMB_X19_Y16_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][12]~88                                                                                                                                                                                                               ; LCCOMB_X23_Y23_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][0]~64                                                                                                                                                                                                                ; LCCOMB_X27_Y22_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]~76                                                                                                                                                                                                               ; LCCOMB_X23_Y21_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][9]~100                                                                                                                                                                                                               ; LCCOMB_X27_Y19_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]~3                                                                                                                                                                                                                  ; LCCOMB_X17_Y15_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][7]~85                                                                                                                                                                                                                ; LCCOMB_X24_Y19_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][1]~58                                                                                                                                                                                                                ; LCCOMB_X27_Y20_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][11]~73                                                                                                                                                                                                               ; LCCOMB_X23_Y20_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][3]~94                                                                                                                                                                                                                ; LCCOMB_X27_Y18_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][6]~82                                                                                                                                                                                                                ; LCCOMB_X23_Y19_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][13]~61                                                                                                                                                                                                               ; LCCOMB_X26_Y23_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][4]~70                                                                                                                                                                                                                ; LCCOMB_X23_Y18_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]~97                                                                                                                                                                                                                ; LCCOMB_X26_Y20_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][5]~91                                                                                                                                                                                                                ; LCCOMB_X24_Y23_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][7]~67                                                                                                                                                                                                                ; LCCOMB_X27_Y23_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]~21                                                                                                                                                                                                                 ; LCCOMB_X17_Y14_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][11]~79                                                                                                                                                                                                               ; LCCOMB_X24_Y21_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]~40                                                                                                                                                                                                               ; LCCOMB_X26_Y17_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]~130                                                                                                                                                                                                                ; LCCOMB_X17_Y18_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]~109                                                                                                                                                                                                                ; LCCOMB_X19_Y17_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]~106                                                                                                                                                                                                                ; LCCOMB_X19_Y19_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]~103                                                                                                                                                                                                                ; LCCOMB_X17_Y20_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]~112                                                                                                                                                                                                                ; LCCOMB_X17_Y17_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][15]~121                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][12]~115                                                                                                                                                                                                               ; LCCOMB_X22_Y15_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[0]~18                                                                                                                                                                                                                            ; LCCOMB_X28_Y12_N6  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]~100                                                                                                                                                                                                                          ; LCCOMB_X28_Y12_N4  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]~80                                                                                                                                                                                                                           ; LCCOMB_X28_Y12_N20 ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y15_N0     ; 789     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[3]                                                                                                                                                                                                     ; M9K_X25_Y14_N0     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; inst10                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y12_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; inst14                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y28_N16  ; 2328    ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; inst9                                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y16_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                        ; PLL_2              ; 15      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X6_Y21_N31      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X8_Y21_N20  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X8_Y21_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X7_Y21_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; LCCOMB_X9_Y21_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X9_Y21_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; LCCOMB_X8_Y22_N6   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; FF_X8_Y22_N29      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; FF_X9_Y22_N17      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; LCCOMB_X8_Y22_N16  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                   ; LCCOMB_X7_Y22_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                   ; LCCOMB_X10_Y21_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                  ; LCCOMB_X7_Y22_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; LCCOMB_X6_Y22_N30  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; LCCOMB_X7_Y22_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X6_Y21_N25      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X6_Y21_N3       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X7_Y21_N7       ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X7_Y22_N9       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X6_Y21_N12  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X5_Y21_N17      ; 30      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X14_Y22_N0  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X14_Y22_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; FF_X10_Y20_N9      ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X11_Y16_N22 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                              ; LCCOMB_X9_Y23_N14  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                              ; LCCOMB_X9_Y23_N16  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X5_Y22_N9       ; 620     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                        ; LCCOMB_X9_Y20_N12  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X11_Y16_N12 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X11_Y16_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X12_Y23_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X12_Y18_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X12_Y23_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X12_Y21_N26 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X12_Y20_N30 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X12_Y20_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~12                                                                                                                                      ; LCCOMB_X6_Y23_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                 ; LCCOMB_X6_Y23_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                    ; LCCOMB_X10_Y23_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]~34                                                                                                                                                    ; LCCOMB_X9_Y20_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                               ; LCCOMB_X9_Y23_N6   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X9_Y23_N4   ; 406     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y15_N0    ; 789     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; inst14                                                                                                                ; LCCOMB_X7_Y28_N16 ; 2328    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                         ; PLL_2             ; 15      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X5_Y22_N9      ; 620     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Embertrail_reset~input                                                                                                                                                                                                                                                               ; 1094    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; 406     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                          ; 128     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[9]                                                                                                                                                                                                     ; 126     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[10]                                                                                                                                                                                                    ; 126     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[11]                                                                                                                                                                                                    ; 126     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[12]                                                                                                                                                                                                    ; 126     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[11]                                                                                                                                                                                                    ; 125     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[4]                                                                                                                                                                                                     ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[5]                                                                                                                                                                                                     ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[6]                                                                                                                                                                                                     ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[7]                                                                                                                                                                                                     ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[9]                                                                                                                                                                                                     ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[10]                                                                                                                                                                                                    ; 124     ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[12]                                                                                                                                                                                                    ; 123     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfRead2A[0]                                                                                                                                                                                                                                   ; 120     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfRead2A[1]                                                                                                                                                                                                                                   ; 120     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfRead2A[3]                                                                                                                                                                                                                                   ; 120     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfRead2A[2]                                                                                                                                                                                                                                   ; 120     ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                    ; 64      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[1]                                                                                                                                                                                                                                    ; 54      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[0]                                                                                                                                                                                                                                    ; 50      ;
; ~GND                                                                                                                                                                                                                                                                                 ; 39      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[3]~339                                                                                                                                                                                                                                ; 38      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[2]                                                                                                                                                                                                                                    ; 38      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[0]                                                                                                                                                                                                                                     ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; 34      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWritePort2EX                                                                                                                                                                                                                                ; 34      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[2]                                                                                                                                                                                                                                    ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]~34                                                                                                                                                    ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                              ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[12]~3                                                                                                                                                                                                                                 ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[9]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[8]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[7]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[6]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[5]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[4]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[3]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[2]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[1]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[15]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[14]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[13]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[12]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[11]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[10]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[0]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[9]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[8]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[7]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[6]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[5]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[4]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[3]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[2]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[1]                                                                                                                                                                                                                               ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[15]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[14]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[13]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[12]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[11]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[10]                                                                                                                                                                                                                              ; 32      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[0]                                                                                                                                                                                                                               ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; 31      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[0]                                                                                                                                                                                                                                     ; 31      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[5]                                                                                                                                                                                                                                     ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; 30      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[3]                                                                                                                                                                                                                                     ; 29      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[2]                                                                                                                                                                                                                                     ; 29      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[2]                                                                                                                                                                                                                                     ; 29      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[7]                                                                                                                                                                                                                                     ; 28      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[15]                                                                                                                                                                                                    ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                    ; 27      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[13]                                                                                                                                                                                                    ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; 26      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[1]                                                                                                                                                                                                                                     ; 26      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[1]                                                                                                                                                                                                                                     ; 25      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~7                                                                                                                                                                                                                            ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; 23      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~6                                                                                                                                                                                                                            ; 23      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[6]                                                                                                                                                                                                                                     ; 23      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[14]                                                                                                                                                                                                    ; 23      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always1~0                                                                                                                                                                                                                                     ; 22      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[4]                                                                                                                                                                                                                                     ; 22      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2ImmInst                                                                                                                                                                                                                                  ; 22      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                  ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                      ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]~100                                                                                                                                                                                                                          ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]~80                                                                                                                                                                                                                           ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[0]~18                                                                                                                                                                                                                            ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[3]                                                                                                                                                                                                                                    ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector15~1                                                                                                                                                                                                                           ; 21      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[4]                                                                                                                                                                                                                                     ; 21      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[8]                                                                                                                                                                                                     ; 20      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1ImmInst                                                                                                                                                                                                                                  ; 19      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[13]                                                                                                                                                                                                    ; 19      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[14]                                                                                                                                                                                                    ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                 ; 18      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1Addr                                                                                                                                                                                                                                     ; 18      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1MemRW                                                                                                                                                                                                                                    ; 18      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[3]                                                                                                                                                                                                     ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                 ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                    ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][4]~140                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][3]~137                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][9]~134                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][11]~131                                                                                                                                                                                                              ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]~128                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][7]~125                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][4]~122                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][15]~119                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][11]~116                                                                                                                                                                                                              ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][12]~113                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]~110                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]~107                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]~104                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]~101                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][9]~98                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]~95                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][3]~92                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][5]~89                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][12]~86                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][7]~83                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][6]~80                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][11]~77                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]~74                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][11]~71                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][4]~68                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][7]~65                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][0]~62                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][13]~59                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][1]~56                                                                                                                                                                                                                ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2|Selector14~1                                                                                                                                                                                                                           ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]~37                                                                                                                                                                                                               ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]~19                                                                                                                                                                                                                 ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]~0                                                                                                                                                                                                                  ; 17      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[3]                                                                                                                                                                                                                                     ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                               ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][4]~142                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][3]~139                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][9]~136                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][11]~133                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]~130                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][7]~127                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][4]~124                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][15]~121                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][11]~118                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][12]~115                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]~112                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]~109                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]~106                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]~103                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][9]~100                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]~97                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][3]~94                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][5]~91                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][12]~88                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][7]~85                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][6]~82                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][11]~79                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]~76                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][11]~73                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][4]~70                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][7]~67                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][0]~64                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][13]~61                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][1]~58                                                                                                                                                                                                                ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfRead2A[4]                                                                                                                                                                                                                                   ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[3]~2                                                                                                                                                                                                                                  ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2|Selector14~2                                                                                                                                                                                                                           ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[5]~36                                                                                                                                                                                                                                 ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]~40                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][11]~39                                                                                                                                                                                                               ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]~21                                                                                                                                                                                                                 ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]~3                                                                                                                                                                                                                  ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]~2                                                                                                                                                                                                                  ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[19]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[18]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[17]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[16]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[19]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[18]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[17]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[16]                                                                                                                                                                                                                              ; 16      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always2~0                                                                                                                                                                                                                                     ; 16      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[1]                                                                                                                                                                                                     ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                             ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; 15      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]~15                                                                                                                                                                                                                                     ; 15      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1Mem                                                                                                                                                                                                                                      ; 15      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[2]                                                                                                                                                                                                     ; 15      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[0]                                                                                                                                                                                                     ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                            ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                         ; 14      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector15~23                                                                                                                                                                                                                          ; 14      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2|Selector15~1                                                                                                                                                                                                                           ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                        ; 13      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[1]                                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; 12      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|noAluA2~0                                                                                                                                                                                                                                     ; 12      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[8]                                                                                                                                                                                                                                    ; 12      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[2]                                                                                                                                                                                                                                    ; 12      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[15]                                                                                                                                                                                                                                   ; 12      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[0]                                                                                                                                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector5~9                                                                                                                                                                                                                            ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector11~11                                                                                                                                                                                                                          ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[3]                                                                                                                                                                                                                                    ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|extendedInst                                                                                                                                                                                                                                  ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[3]                                                                                                                                                                                                                                    ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[1]                                                                                                                                                                                                                                    ; 11      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[4]                                                                                                                                                                                                                                    ; 11      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[3]                                                                                                                                                                                                     ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[10]~86                                                                                                                                                                                                                           ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|always0~0                                                                                                                                                                                                                                     ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[11]~4                                                                                                                                                                                                                                 ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~0                                                                                                                                                                                                                            ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[9]                                                                                                                                                                                                                                    ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[11]                                                                                                                                                                                                                                   ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[6]                                                                                                                                                                                                                                    ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[7]                                                                                                                                                                                                                                    ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[12]                                                                                                                                                                                                                                   ; 10      ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[13]                                                                                                                                                                                                                                   ; 10      ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[2]                                                                                                                                                                                                     ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                      ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                      ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[10]~9                                                                                                                                                                                                                                 ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2|Selector14~0                                                                                                                                                                                                                           ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[10]                                                                                                                                                                                                                                   ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[0]                                                                                                                                                                                                                                    ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[5]                                                                                                                                                                                                                                    ; 9       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[14]                                                                                                                                                                                                                                   ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~0                                                                                                                  ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                      ; 8       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2ImmInst~4                                                                                                                                                                                                                                ; 8       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3~5                                                                                                                                                                                                                            ; 8       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[3]~1                                                                                                                                                                                                                                   ; 8       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2MemRW                                                                                                                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                      ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                      ; 7       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[4]                                                                                                                                                                                                     ; 7       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[5]                                                                                                                                                                                                     ; 7       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[6]                                                                                                                                                                                                     ; 7       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[7]                                                                                                                                                                                                     ; 7       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[8]                                                                                                                                                                                                     ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[0]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[1]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[2]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[3]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[4]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[5]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[6]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[7]                                                                                                                                                                                                                                        ; 7       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]                                                                                                                                                                                                                                        ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[10]~32                                                                                                                                                                                                                                ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector9~4                                                                                                                                                                                                                            ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector9~2                                                                                                                                                                                                                            ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3~8                                                                                                                                                                                                                            ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3~7                                                                                                                                                                                                                            ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|validSI~0                                                                                                                                                                                                                                     ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[4]                                                                                                                                                                                                                                    ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[5]                                                                                                                                                                                                                                    ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector1~8                                                                                                                                                                                                                            ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|ShiftRight0~7                                                                                                                                                                                                                          ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[15]                                                                                                                                                                                                                                   ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[11]                                                                                                                                                                                                                                   ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[8]                                                                                                                                                                                                                                    ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[6]                                                                                                                                                                                                                                    ; 6       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[4]                                                                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~0                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[4]~0 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[7]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[6]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[5]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[4]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[3]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[2]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[1]             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated|counter_reg_bit[0]             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3~20                                                                                                                                                                                                                           ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[0]~11                                                                                                                                                                                                                                 ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector9~3                                                                                                                                                                                                                            ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector1~14                                                                                                                                                                                                                           ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3~4                                                                                                                                                                                                                            ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[1]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[2]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[3]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[4]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[5]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[6]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector5~15                                                                                                                                                                                                                           ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~3                                                                                                                                                                                                                            ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB~1                                                                                                                                                                                                                                     ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[13]                                                                                                                                                                                                                                   ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[12]                                                                                                                                                                                                                                   ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[10]                                                                                                                                                                                                                                   ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[9]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[7]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[5]                                                                                                                                                                                                                                    ; 5       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[9]                                                                                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~12                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB~151                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB~40                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[15]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[15]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[14]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[14]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector1~11                                                                                                                                                                                                                           ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[13]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[12]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|ShiftLeft0~22                                                                                                                                                                                                                          ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[5]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[6]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[7]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[7]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[8]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[8]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~5                                                                                                                                                                                                                            ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~4                                                                                                                                                                                                                            ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~2                                                                                                                                                                                                                            ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector5~5                                                                                                                                                                                                                            ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector7~1                                                                                                                                                                                                                            ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][3]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][3]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][1]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][1]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][0]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][0]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][2]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][2]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][15]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][15]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][14]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][14]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][13]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][13]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][12]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][12]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][11]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][11]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][10]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][10]                                                                                                                                                                                                                  ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][9]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][9]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][8]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][8]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][7]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][7]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][6]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][6]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][5]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][5]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[15][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[12][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[13][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[14][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[3][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[0][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[2][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[1][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[11][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[8][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[10][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[9][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[7][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[4][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[5][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[6][4]                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[31][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[19][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[27][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[23][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[28][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[16][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[20][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[24][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[30][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[18][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[22][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[26][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[29][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[17][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[25][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_q[21][4]                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|rfReadPort1A~0                                                                                                                                                                                                                                ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[14]                                                                                                                                                                                                                                   ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[1]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[2]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[3]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[4]                                                                                                                                                                                                                                    ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[15]                                                                                                                                                                                                                                       ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[14]                                                                                                                                                                                                                                       ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[13]                                                                                                                                                                                                                                       ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[12]                                                                                                                                                                                                                                       ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[11]                                                                                                                                                                                                                                       ; 4       ;
; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[10]                                                                                                                                                                                                                                       ; 4       ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[15]                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]  ; 3       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; ../dMem.mif ; M9K_X25_Y16_N0                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; iMem.mif    ; M9K_X25_Y14_N0                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h024:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 4    ; None        ; M9K_X25_Y18_N0, M9K_X13_Y16_N0, M9K_X25_Y13_N0, M9K_X13_Y13_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1100000000011000) (140030) (49176) (C018)    ;(0000000000000111) (7) (7) (07)   ;(1100000000101000) (140050) (49192) (C028)   ;(0000000000011010) (32) (26) (1A)   ;(1000001000010111) (101027) (33303) (8217)   ;(0000010000100111) (2047) (1063) (427)   ;(1000010000011100) (102034) (33820) (841C)   ;(0000000000001001) (11) (9) (09)   ;
;8;(0100001000010000) (41020) (16912) (4210)    ;(1000000000001100) (100014) (32780) (800C)   ;(0000000000000110) (6) (6) (06)   ;(1000000000001100) (100014) (32780) (800C)   ;(0000000000001001) (11) (9) (09)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;16;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;56;(1000001001010111) (101127) (33367) (8257)    ;(0000010001100111) (2147) (1127) (467)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0101010001110101) (52165) (21621) (5475)    ;(1100001001000101) (141105) (49733) (C245)   ;(0100001000110101) (41065) (16949) (4235)   ;(0100111001001100) (47114) (20044) (4E4C)   ;(0000000001010001) (121) (81) (51)   ;(1100001000110000) (141060) (49712) (C230)   ;(0100001001000000) (41100) (16960) (4240)   ;(0000011001001001) (3111) (1609) (649)   ;
;80;(1100000000001100) (140014) (49164) (C00C)    ;(0000000001001010) (112) (74) (4A)   ;(1000000000001100) (100014) (32780) (800C)   ;(0000000000001001) (11) (9) (09)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(1100000000011000) (140030) (49176) (C018)    ;(0000000000001111) (17) (15) (0F)   ;(1100000000101000) (140050) (49192) (C028)   ;(0000000000010000) (20) (16) (10)   ;(1000001000110101) (101065) (33333) (8235)   ;(0000010001000101) (2105) (1093) (445)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000101001101100) (105154) (35436) (8A6C)   ;(0000000000001110) (16) (14) (0E)   ;(0000000000000000) (0) (0) (00)   ;(0100001001100000) (41140) (16992) (4260)   ;(1000000000001100) (100014) (32780) (800C)   ;
;152;(0000000000001010) (12) (10) (0A)    ;(0000000000000000) (0) (0) (00)   ;(1100100000100000) (144040) (51232) (C820)   ;(0101111000010000) (57020) (24080) (5E10)   ;(0000010001001001) (2111) (1097) (449)   ;(0000001000111001) (1071) (569) (239)   ;(0000000000000000) (0) (0) (00)   ;(1000000000001100) (100014) (32780) (800C)   ;
;160;(0000000000010100) (24) (20) (14)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000101) (5) (5) (05)   ;
;8;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000001010) (12) (10) (0A)   ;
;16;(0000000000000111) (7) (7) (07)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000001111) (17) (15) (0F)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,249 / 47,787 ( 13 % ) ;
; C16 interconnects     ; 57 / 1,804 ( 3 % )      ;
; C4 interconnects      ; 3,542 / 31,272 ( 11 % ) ;
; Direct links          ; 843 / 47,787 ( 2 % )    ;
; Global clocks         ; 4 / 20 ( 20 % )         ;
; Local interconnects   ; 2,843 / 15,408 ( 18 % ) ;
; R24 interconnects     ; 81 / 1,775 ( 5 % )      ;
; R4 interconnects      ; 4,073 / 41,310 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.07) ; Number of LABs  (Total = 363) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 5                             ;
; 3                                           ; 5                             ;
; 4                                           ; 16                            ;
; 5                                           ; 6                             ;
; 6                                           ; 9                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 4                             ;
; 10                                          ; 10                            ;
; 11                                          ; 19                            ;
; 12                                          ; 11                            ;
; 13                                          ; 7                             ;
; 14                                          ; 15                            ;
; 15                                          ; 74                            ;
; 16                                          ; 166                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.86) ; Number of LABs  (Total = 363) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 77                            ;
; 1 Clock                            ; 264                           ;
; 1 Clock enable                     ; 170                           ;
; 1 Sync. clear                      ; 70                            ;
; 1 Sync. load                       ; 14                            ;
; 2 Clock enables                    ; 26                            ;
; 2 Clocks                           ; 54                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.77) ; Number of LABs  (Total = 363) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 9                             ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 6                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 12                            ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 10                            ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 25                            ;
; 17                                           ; 7                             ;
; 18                                           ; 16                            ;
; 19                                           ; 14                            ;
; 20                                           ; 9                             ;
; 21                                           ; 17                            ;
; 22                                           ; 13                            ;
; 23                                           ; 11                            ;
; 24                                           ; 72                            ;
; 25                                           ; 6                             ;
; 26                                           ; 12                            ;
; 27                                           ; 10                            ;
; 28                                           ; 14                            ;
; 29                                           ; 41                            ;
; 30                                           ; 12                            ;
; 31                                           ; 4                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.32) ; Number of LABs  (Total = 363) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 32                            ;
; 2                                               ; 44                            ;
; 3                                               ; 40                            ;
; 4                                               ; 58                            ;
; 5                                               ; 18                            ;
; 6                                               ; 16                            ;
; 7                                               ; 13                            ;
; 8                                               ; 68                            ;
; 9                                               ; 4                             ;
; 10                                              ; 11                            ;
; 11                                              ; 3                             ;
; 12                                              ; 5                             ;
; 13                                              ; 2                             ;
; 14                                              ; 2                             ;
; 15                                              ; 34                            ;
; 16                                              ; 11                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.89) ; Number of LABs  (Total = 363) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 30                            ;
; 3                                            ; 23                            ;
; 4                                            ; 15                            ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 6                             ;
; 8                                            ; 28                            ;
; 9                                            ; 22                            ;
; 10                                           ; 20                            ;
; 11                                           ; 18                            ;
; 12                                           ; 6                             ;
; 13                                           ; 3                             ;
; 14                                           ; 4                             ;
; 15                                           ; 4                             ;
; 16                                           ; 9                             ;
; 17                                           ; 4                             ;
; 18                                           ; 61                            ;
; 19                                           ; 5                             ;
; 20                                           ; 14                            ;
; 21                                           ; 1                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 6                             ;
; 27                                           ; 3                             ;
; 28                                           ; 7                             ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
; 32                                           ; 6                             ;
; 33                                           ; 34                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 45           ; 0            ; 45           ; 0            ; 0            ; 50        ; 45           ; 0            ; 50        ; 50        ; 0            ; 43           ; 0            ; 0            ; 3            ; 0            ; 43           ; 3            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 50           ; 5            ; 50           ; 50           ; 0         ; 5            ; 50           ; 0         ; 0         ; 50           ; 7            ; 50           ; 50           ; 47           ; 50           ; 7            ; 47           ; 50           ; 50           ; 50           ; 7            ; 50           ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 50           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clockOutPut         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDS[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs14[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs15[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs16[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M7Segs17[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Embertrail_reset    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Embertrail_clockEn  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Embertrail_clock    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C16F484C6 for design "embertrail_fpga_deployment_top"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 46 total pins
    Info (169086): Pin M7Segs14[7] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'embertrail_fpga_deployment_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: Embertrail_clockEn was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Embertrail_clock was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst13|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node pll:inst13|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node inst14 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clockOutPut~output
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/output_files/embertrail_fpga_deployment_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1164 megabytes
    Info: Processing ended: Sat Apr 05 17:46:37 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/output_files/embertrail_fpga_deployment_top.fit.smsg.


