<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>
defines: 
time_elapsed: 0.732s
ram usage: 39052 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp0my6ninf/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:28</a>: No timescale set for &#34;ctu_clsp_synch_cljl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:28</a>: Compile module &#34;work@ctu_clsp_synch_cljl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>: Implicit port type (wire) for &#34;jbi_ctu_tr_jl&#34;,
there are 14 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:28</a>: Top level module &#34;work@ctu_clsp_synch_cljl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffsl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffsl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffsl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dffsl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dff_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_cljl::dff_ns&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 16.

[NTE:EL0511] Nb leaf instances: 15.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 15.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 18
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp0my6ninf/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_synch_cljl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp0my6ninf/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp0my6ninf/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_synch_cljl)
 |vpiName:work@ctu_clsp_synch_cljl
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_synch_cljl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_synch_cljl, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28, parent:work@ctu_clsp_synch_cljl
   |vpiDefName:work@ctu_clsp_synch_cljl
   |vpiFullName:work@ctu_clsp_synch_cljl
   |vpiPort:
   \_port: (jbi_ctu_tr_jl), line:30
     |vpiName:jbi_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbi_ctu_tr_jl), line:30
         |vpiName:jbi_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.jbi_ctu_tr_jl
   |vpiPort:
   \_port: (iob_ctu_tr_jl), line:30
     |vpiName:iob_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_tr_jl), line:30
         |vpiName:iob_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_tr_jl
   |vpiPort:
   \_port: (iob_ctu_l2_tr_jl), line:30
     |vpiName:iob_ctu_l2_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_l2_tr_jl), line:30
         |vpiName:iob_ctu_l2_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_l2_tr_jl
   |vpiPort:
   \_port: (dram13_ctu_tr_jl), line:30
     |vpiName:dram13_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram13_ctu_tr_jl), line:30
         |vpiName:dram13_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.dram13_ctu_tr_jl
   |vpiPort:
   \_port: (dram02_ctu_tr_jl), line:31
     |vpiName:dram02_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram02_ctu_tr_jl), line:31
         |vpiName:dram02_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.dram02_ctu_tr_jl
   |vpiPort:
   \_port: (ctu_misc_cken_jl), line:31
     |vpiName:ctu_misc_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_misc_cken_jl), line:31
         |vpiName:ctu_misc_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_jl
   |vpiPort:
   \_port: (ctu_jbusr_cken_jl), line:31
     |vpiName:ctu_jbusr_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusr_cken_jl), line:31
         |vpiName:ctu_jbusr_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_jl
   |vpiPort:
   \_port: (ctu_jbusl_cken_jl), line:32
     |vpiName:ctu_jbusl_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusl_cken_jl), line:32
         |vpiName:ctu_jbusl_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_jl
   |vpiPort:
   \_port: (ctu_jbi_cken_jl), line:32
     |vpiName:ctu_jbi_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_cken_jl), line:32
         |vpiName:ctu_jbi_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbi_cken_jl
   |vpiPort:
   \_port: (ctu_iob_cken_jl), line:32
     |vpiName:ctu_iob_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_iob_cken_jl), line:32
         |vpiName:ctu_iob_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_iob_cken_jl
   |vpiPort:
   \_port: (ctu_efc_cken_jl), line:32
     |vpiName:ctu_efc_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_efc_cken_jl), line:32
         |vpiName:ctu_efc_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_efc_cken_jl
   |vpiPort:
   \_port: (ctu_dram13_cken_jl), line:33
     |vpiName:ctu_dram13_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_jl), line:33
         |vpiName:ctu_dram13_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram13_cken_jl
   |vpiPort:
   \_port: (ctu_dram02_cken_jl), line:33
     |vpiName:ctu_dram02_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_jl), line:33
         |vpiName:ctu_dram02_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram02_cken_jl
   |vpiPort:
   \_port: (ctu_dbg_cken_jl), line:33
     |vpiName:ctu_dbg_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dbg_cken_jl), line:33
         |vpiName:ctu_dbg_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_jl
   |vpiPort:
   \_port: (clsp_ctrl_srarm_jl), line:34
     |vpiName:clsp_ctrl_srarm_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clsp_ctrl_srarm_jl), line:34
         |vpiName:clsp_ctrl_srarm_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.clsp_ctrl_srarm_jl
   |vpiPort:
   \_port: (jbus_clk), line:36
     |vpiName:jbus_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk), line:36
         |vpiName:jbus_clk
         |vpiFullName:work@ctu_clsp_synch_cljl.jbus_clk
   |vpiPort:
   \_port: (jbi_ctu_tr), line:36
     |vpiName:jbi_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbi_ctu_tr), line:36
         |vpiName:jbi_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.jbi_ctu_tr
   |vpiPort:
   \_port: (iob_ctu_tr), line:36
     |vpiName:iob_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_tr), line:36
         |vpiName:iob_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_tr
   |vpiPort:
   \_port: (iob_ctu_l2_tr), line:36
     |vpiName:iob_ctu_l2_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_l2_tr), line:36
         |vpiName:iob_ctu_l2_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_l2_tr
   |vpiPort:
   \_port: (io_pwron_rst_l), line:36
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:36
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_cljl.io_pwron_rst_l
   |vpiPort:
   \_port: (dram13_ctu_tr), line:37
     |vpiName:dram13_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram13_ctu_tr), line:37
         |vpiName:dram13_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.dram13_ctu_tr
   |vpiPort:
   \_port: (dram02_ctu_tr), line:37
     |vpiName:dram02_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram02_ctu_tr), line:37
         |vpiName:dram02_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.dram02_ctu_tr
   |vpiPort:
   \_port: (ctu_jbi_cken_pre_jl), line:37
     |vpiName:ctu_jbi_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_cken_pre_jl), line:37
         |vpiName:ctu_jbi_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbi_cken_pre_jl
   |vpiPort:
   \_port: (ctu_iob_cken_pre_jl), line:38
     |vpiName:ctu_iob_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_iob_cken_pre_jl), line:38
         |vpiName:ctu_iob_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_iob_cken_pre_jl
   |vpiPort:
   \_port: (ctu_efc_cken_pre_jl), line:38
     |vpiName:ctu_efc_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_efc_cken_pre_jl), line:38
         |vpiName:ctu_efc_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_efc_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dram13_cken_pre_jl), line:38
     |vpiName:ctu_dram13_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_pre_jl), line:38
         |vpiName:ctu_dram13_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram13_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dram02_cken_pre_jl), line:39
     |vpiName:ctu_dram02_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_pre_jl), line:39
         |vpiName:ctu_dram02_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram02_cken_pre_jl
   |vpiPort:
   \_port: (clsp_ctrl_srarm_pre_jl), line:39
     |vpiName:clsp_ctrl_srarm_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clsp_ctrl_srarm_pre_jl), line:39
         |vpiName:clsp_ctrl_srarm_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.clsp_ctrl_srarm_pre_jl
   |vpiPort:
   \_port: (start_clk_jl), line:39
     |vpiName:start_clk_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_jl), line:39
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
   |vpiPort:
   \_port: (ctu_jbusl_cken_pre_jl), line:40
     |vpiName:ctu_jbusl_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusl_cken_pre_jl), line:40
         |vpiName:ctu_jbusl_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_pre_jl
   |vpiPort:
   \_port: (ctu_jbusr_cken_pre_jl), line:40
     |vpiName:ctu_jbusr_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusr_cken_pre_jl), line:40
         |vpiName:ctu_jbusr_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_pre_jl
   |vpiPort:
   \_port: (ctu_misc_cken_pre_jl), line:40
     |vpiName:ctu_misc_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_misc_cken_pre_jl), line:40
         |vpiName:ctu_misc_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dbg_cken_pre_jl), line:41
     |vpiName:ctu_dbg_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dbg_cken_pre_jl), line:41
         |vpiName:ctu_dbg_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_pre_jl
   |vpiContAssign:
   \_cont_assign: , line:163
     |vpiRhs:
     \_operation: , line:163
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (start_clk_jl), line:163
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
       |vpiOperand:
       \_ref_obj: (ctu_jbusl_cken_pre_jl), line:163
         |vpiName:ctu_jbusl_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_pre_jl
       |vpiOperand:
       \_constant: , line:163
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiLhs:
     \_ref_obj: (ctu_jbusl_cken_jl_nxt), line:163
       |vpiName:ctu_jbusl_cken_jl_nxt
       |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_jl_nxt
       |vpiActual:
       \_logic_net: (ctu_jbusl_cken_jl_nxt), line:86
         |vpiName:ctu_jbusl_cken_jl_nxt
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_jl_nxt
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:181
     |vpiRhs:
     \_operation: , line:181
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (start_clk_jl), line:181
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
       |vpiOperand:
       \_ref_obj: (ctu_jbusr_cken_pre_jl), line:181
         |vpiName:ctu_jbusr_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_pre_jl
       |vpiOperand:
       \_constant: , line:181
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiLhs:
     \_ref_obj: (ctu_jbusr_cken_jl_nxt), line:181
       |vpiName:ctu_jbusr_cken_jl_nxt
       |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_jl_nxt
       |vpiActual:
       \_logic_net: (ctu_jbusr_cken_jl_nxt), line:87
         |vpiName:ctu_jbusr_cken_jl_nxt
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_jl_nxt
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:214
     |vpiRhs:
     \_operation: , line:214
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (start_clk_jl), line:214
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
       |vpiOperand:
       \_ref_obj: (ctu_dbg_cken_pre_jl), line:214
         |vpiName:ctu_dbg_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_pre_jl
       |vpiOperand:
       \_constant: , line:214
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiLhs:
     \_ref_obj: (ctu_dbg_cken_jl_nxt), line:214
       |vpiName:ctu_dbg_cken_jl_nxt
       |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_jl_nxt
       |vpiActual:
       \_logic_net: (ctu_dbg_cken_jl_nxt), line:89
         |vpiName:ctu_dbg_cken_jl_nxt
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_jl_nxt
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (start_clk_jl), line:231
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
       |vpiOperand:
       \_ref_obj: (ctu_misc_cken_pre_jl), line:231
         |vpiName:ctu_misc_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_pre_jl
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiLhs:
     \_ref_obj: (ctu_misc_cken_jl_nxt), line:231
       |vpiName:ctu_misc_cken_jl_nxt
       |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_jl_nxt
       |vpiActual:
       \_logic_net: (ctu_misc_cken_jl_nxt), line:88
         |vpiName:ctu_misc_cken_jl_nxt
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_jl_nxt
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_jl_nxt), line:86
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_jl_nxt), line:87
   |vpiNet:
   \_logic_net: (ctu_misc_cken_jl_nxt), line:88
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_jl_nxt), line:89
   |vpiNet:
   \_logic_net: (jbi_ctu_tr_jl), line:30
   |vpiNet:
   \_logic_net: (iob_ctu_tr_jl), line:30
   |vpiNet:
   \_logic_net: (iob_ctu_l2_tr_jl), line:30
   |vpiNet:
   \_logic_net: (dram13_ctu_tr_jl), line:30
   |vpiNet:
   \_logic_net: (dram02_ctu_tr_jl), line:31
   |vpiNet:
   \_logic_net: (ctu_misc_cken_jl), line:31
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_jl), line:31
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_jl), line:32
   |vpiNet:
   \_logic_net: (ctu_jbi_cken_jl), line:32
   |vpiNet:
   \_logic_net: (ctu_iob_cken_jl), line:32
   |vpiNet:
   \_logic_net: (ctu_efc_cken_jl), line:32
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_jl), line:33
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_jl), line:33
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_jl), line:33
   |vpiNet:
   \_logic_net: (clsp_ctrl_srarm_jl), line:34
   |vpiNet:
   \_logic_net: (jbus_clk), line:36
   |vpiNet:
   \_logic_net: (jbi_ctu_tr), line:36
   |vpiNet:
   \_logic_net: (iob_ctu_tr), line:36
   |vpiNet:
   \_logic_net: (iob_ctu_l2_tr), line:36
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:36
   |vpiNet:
   \_logic_net: (dram13_ctu_tr), line:37
   |vpiNet:
   \_logic_net: (dram02_ctu_tr), line:37
   |vpiNet:
   \_logic_net: (ctu_jbi_cken_pre_jl), line:37
   |vpiNet:
   \_logic_net: (ctu_iob_cken_pre_jl), line:38
   |vpiNet:
   \_logic_net: (ctu_efc_cken_pre_jl), line:38
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_pre_jl), line:38
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_pre_jl), line:39
   |vpiNet:
   \_logic_net: (clsp_ctrl_srarm_pre_jl), line:39
   |vpiNet:
   \_logic_net: (start_clk_jl), line:39
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_pre_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_pre_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_misc_cken_pre_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_pre_jl), line:41
 |uhdmtopModules:
 \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiDefName:work@ctu_clsp_synch_cljl
   |vpiName:work@ctu_clsp_synch_cljl
   |vpiPort:
   \_port: (jbi_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiName:jbi_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbi_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
         |vpiName:jbi_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.jbi_ctu_tr_jl
   |vpiPort:
   \_port: (iob_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiName:iob_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
         |vpiName:iob_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_tr_jl
   |vpiPort:
   \_port: (iob_ctu_l2_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiName:iob_ctu_l2_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_l2_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
         |vpiName:iob_ctu_l2_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_l2_tr_jl
   |vpiPort:
   \_port: (dram13_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiName:dram13_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram13_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
         |vpiName:dram13_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.dram13_ctu_tr_jl
   |vpiPort:
   \_port: (dram02_ctu_tr_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiName:dram02_ctu_tr_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram02_ctu_tr_jl), line:31, parent:work@ctu_clsp_synch_cljl
         |vpiName:dram02_ctu_tr_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.dram02_ctu_tr_jl
   |vpiPort:
   \_port: (ctu_misc_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_misc_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_misc_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_misc_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_jl
   |vpiPort:
   \_port: (ctu_jbusr_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbusr_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusr_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbusr_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_jl
   |vpiPort:
   \_port: (ctu_jbusl_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbusl_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusl_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbusl_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_jl
   |vpiPort:
   \_port: (ctu_jbi_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbi_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbi_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbi_cken_jl
   |vpiPort:
   \_port: (ctu_iob_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_iob_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_iob_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_iob_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_iob_cken_jl
   |vpiPort:
   \_port: (ctu_efc_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_efc_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_efc_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_efc_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_efc_cken_jl
   |vpiPort:
   \_port: (ctu_dram13_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dram13_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dram13_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram13_cken_jl
   |vpiPort:
   \_port: (ctu_dram02_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dram02_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dram02_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram02_cken_jl
   |vpiPort:
   \_port: (ctu_dbg_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dbg_cken_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dbg_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dbg_cken_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_jl
   |vpiPort:
   \_port: (clsp_ctrl_srarm_jl), line:34, parent:work@ctu_clsp_synch_cljl
     |vpiName:clsp_ctrl_srarm_jl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clsp_ctrl_srarm_jl), line:34, parent:work@ctu_clsp_synch_cljl
         |vpiName:clsp_ctrl_srarm_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.clsp_ctrl_srarm_jl
   |vpiPort:
   \_port: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiName:jbus_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
         |vpiName:jbus_clk
         |vpiFullName:work@ctu_clsp_synch_cljl.jbus_clk
   |vpiPort:
   \_port: (jbi_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiName:jbi_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbi_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
         |vpiName:jbi_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.jbi_ctu_tr
   |vpiPort:
   \_port: (iob_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiName:iob_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
         |vpiName:iob_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_tr
   |vpiPort:
   \_port: (iob_ctu_l2_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiName:iob_ctu_l2_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ctu_l2_tr), line:36, parent:work@ctu_clsp_synch_cljl
         |vpiName:iob_ctu_l2_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.iob_ctu_l2_tr
   |vpiPort:
   \_port: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_cljl.io_pwron_rst_l
   |vpiPort:
   \_port: (dram13_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiName:dram13_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram13_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
         |vpiName:dram13_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.dram13_ctu_tr
   |vpiPort:
   \_port: (dram02_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiName:dram02_ctu_tr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram02_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
         |vpiName:dram02_ctu_tr
         |vpiFullName:work@ctu_clsp_synch_cljl.dram02_ctu_tr
   |vpiPort:
   \_port: (ctu_jbi_cken_pre_jl), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbi_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_cken_pre_jl), line:37, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbi_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbi_cken_pre_jl
   |vpiPort:
   \_port: (ctu_iob_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_iob_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_iob_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_iob_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_iob_cken_pre_jl
   |vpiPort:
   \_port: (ctu_efc_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_efc_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_efc_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_efc_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_efc_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dram13_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dram13_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dram13_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram13_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dram02_cken_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dram02_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dram02_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dram02_cken_pre_jl
   |vpiPort:
   \_port: (clsp_ctrl_srarm_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiName:clsp_ctrl_srarm_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clsp_ctrl_srarm_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
         |vpiName:clsp_ctrl_srarm_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.clsp_ctrl_srarm_pre_jl
   |vpiPort:
   \_port: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiName:start_clk_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
         |vpiName:start_clk_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.start_clk_jl
   |vpiPort:
   \_port: (ctu_jbusl_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbusl_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusl_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbusl_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_pre_jl
   |vpiPort:
   \_port: (ctu_jbusr_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_jbusr_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbusr_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_jbusr_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_pre_jl
   |vpiPort:
   \_port: (ctu_misc_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_misc_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_misc_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_misc_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_pre_jl
   |vpiPort:
   \_port: (ctu_dbg_cken_pre_jl), line:41, parent:work@ctu_clsp_synch_cljl
     |vpiName:ctu_dbg_cken_pre_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dbg_cken_pre_jl), line:41, parent:work@ctu_clsp_synch_cljl
         |vpiName:ctu_dbg_cken_pre_jl
         |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_pre_jl
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_clsp_ctrl_srarm_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:98, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_clsp_ctrl_srarm_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_clsp_ctrl_srarm_jl
     |vpiPort:
     \_port: (rst_l), parent:u_clsp_ctrl_srarm_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:98
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_clsp_ctrl_srarm_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (clsp_ctrl_srarm_jl), line:100
         |vpiName:clsp_ctrl_srarm_jl
         |vpiActual:
         \_logic_net: (clsp_ctrl_srarm_jl), line:34, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_clsp_ctrl_srarm_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (clsp_ctrl_srarm_pre_jl), line:102
         |vpiName:clsp_ctrl_srarm_pre_jl
         |vpiActual:
         \_logic_net: (clsp_ctrl_srarm_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_clsp_ctrl_srarm_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:103
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_ctu_dram02_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:113, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_ctu_dram02_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_dram02_cken_jl
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_dram02_cken_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:113
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_dram02_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_cken_jl), line:115
         |vpiName:ctu_dram02_cken_jl
         |vpiActual:
         \_logic_net: (ctu_dram02_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_dram02_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_cken_pre_jl), line:117
         |vpiName:ctu_dram02_cken_pre_jl
         |vpiActual:
         \_logic_net: (ctu_dram02_cken_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_dram02_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:118
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_ctu_dram13_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:119, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_ctu_dram13_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_dram13_cken_jl
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_dram13_cken_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:119
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_dram13_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_cken_jl), line:121
         |vpiName:ctu_dram13_cken_jl
         |vpiActual:
         \_logic_net: (ctu_dram13_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_dram13_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_cken_pre_jl), line:123
         |vpiName:ctu_dram13_cken_pre_jl
         |vpiActual:
         \_logic_net: (ctu_dram13_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_dram13_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:124
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_ctu_iob_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:134, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_ctu_iob_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_iob_cken_jl
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_iob_cken_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:134
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_iob_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_iob_cken_jl), line:136
         |vpiName:ctu_iob_cken_jl
         |vpiActual:
         \_logic_net: (ctu_iob_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_iob_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_iob_cken_pre_jl), line:138
         |vpiName:ctu_iob_cken_pre_jl
         |vpiActual:
         \_logic_net: (ctu_iob_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_iob_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:139
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_ctu_efc_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:148, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_ctu_efc_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_efc_cken_jl
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_efc_cken_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:148
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_efc_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_efc_cken_jl), line:150
         |vpiName:ctu_efc_cken_jl
         |vpiActual:
         \_logic_net: (ctu_efc_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_efc_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_efc_cken_pre_jl), line:152
         |vpiName:ctu_efc_cken_pre_jl
         |vpiActual:
         \_logic_net: (ctu_efc_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_efc_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:153
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffsl_async_ns (u_ctu_jbusl_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:165, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffsl_async_ns
     |vpiName:u_ctu_jbusl_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_jbusl_cken_jl
     |vpiPort:
     \_port: (din), parent:u_ctu_jbusl_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_jbusl_cken_jl_nxt), line:166
         |vpiName:ctu_jbusl_cken_jl_nxt
         |vpiActual:
         \_logic_net: (ctu_jbusl_cken_jl_nxt), line:86, parent:work@ctu_clsp_synch_cljl
           |vpiName:ctu_jbusl_cken_jl_nxt
           |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusl_cken_jl_nxt
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:u_ctu_jbusl_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_jbusl_cken_jl), line:169
         |vpiName:ctu_jbusl_cken_jl
         |vpiActual:
         \_logic_net: (ctu_jbusl_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_jbusl_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:171
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (set_l), parent:u_ctu_jbusl_cken_jl
       |vpiName:set_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:172
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffsl_async_ns (u_ctu_jbusr_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:183, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffsl_async_ns
     |vpiName:u_ctu_jbusr_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_jbusr_cken_jl
     |vpiPort:
     \_port: (din), parent:u_ctu_jbusr_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_jbusr_cken_jl_nxt), line:184
         |vpiName:ctu_jbusr_cken_jl_nxt
         |vpiActual:
         \_logic_net: (ctu_jbusr_cken_jl_nxt), line:87, parent:work@ctu_clsp_synch_cljl
           |vpiName:ctu_jbusr_cken_jl_nxt
           |vpiFullName:work@ctu_clsp_synch_cljl.ctu_jbusr_cken_jl_nxt
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:u_ctu_jbusr_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_jbusr_cken_jl), line:187
         |vpiName:ctu_jbusr_cken_jl
         |vpiActual:
         \_logic_net: (ctu_jbusr_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_jbusr_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:189
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (set_l), parent:u_ctu_jbusr_cken_jl
       |vpiName:set_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:190
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffrl_ns (u_ctu_jbi_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:200, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffrl_ns
     |vpiName:u_ctu_jbi_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_jbi_cken_jl
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_jbi_cken_jl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_jl), line:200
         |vpiName:start_clk_jl
         |vpiActual:
         \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_jbi_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_jbi_cken_jl), line:202
         |vpiName:ctu_jbi_cken_jl
         |vpiActual:
         \_logic_net: (ctu_jbi_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_jbi_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_jbi_cken_pre_jl), line:204
         |vpiName:ctu_jbi_cken_pre_jl
         |vpiActual:
         \_logic_net: (ctu_jbi_cken_pre_jl), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_ctu_jbi_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:205
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffsl_async_ns (u_ctu_dbg_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:217, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffsl_async_ns
     |vpiName:u_ctu_dbg_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_dbg_cken_jl
     |vpiPort:
     \_port: (set_l), parent:u_ctu_dbg_cken_jl
       |vpiName:set_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:217
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_dbg_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_dbg_cken_jl), line:219
         |vpiName:ctu_dbg_cken_jl
         |vpiActual:
         \_logic_net: (ctu_dbg_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_dbg_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_dbg_cken_jl_nxt), line:221
         |vpiName:ctu_dbg_cken_jl_nxt
         |vpiActual:
         \_logic_net: (ctu_dbg_cken_jl_nxt), line:89, parent:work@ctu_clsp_synch_cljl
           |vpiName:ctu_dbg_cken_jl_nxt
           |vpiFullName:work@ctu_clsp_synch_cljl.ctu_dbg_cken_jl_nxt
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:u_ctu_dbg_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:222
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dffsl_async_ns (u_ctu_misc_cken_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:234, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dffsl_async_ns
     |vpiName:u_ctu_misc_cken_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_ctu_misc_cken_jl
     |vpiPort:
     \_port: (set_l), parent:u_ctu_misc_cken_jl
       |vpiName:set_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:234
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (q), parent:u_ctu_misc_cken_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_misc_cken_jl), line:236
         |vpiName:ctu_misc_cken_jl
         |vpiActual:
         \_logic_net: (ctu_misc_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_ctu_misc_cken_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (ctu_misc_cken_jl_nxt), line:238
         |vpiName:ctu_misc_cken_jl_nxt
         |vpiActual:
         \_logic_net: (ctu_misc_cken_jl_nxt), line:88, parent:work@ctu_clsp_synch_cljl
           |vpiName:ctu_misc_cken_jl_nxt
           |vpiFullName:work@ctu_clsp_synch_cljl.ctu_misc_cken_jl_nxt
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:u_ctu_misc_cken_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:239
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dff_ns (u_iob_ctu_l2_tr_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:247, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dff_ns
     |vpiName:u_iob_ctu_l2_tr_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_iob_ctu_l2_tr_jl
     |vpiPort:
     \_port: (q), parent:u_iob_ctu_l2_tr_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (iob_ctu_l2_tr_jl), line:249
         |vpiName:iob_ctu_l2_tr_jl
         |vpiActual:
         \_logic_net: (iob_ctu_l2_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_iob_ctu_l2_tr_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (iob_ctu_l2_tr), line:251
         |vpiName:iob_ctu_l2_tr
         |vpiActual:
         \_logic_net: (iob_ctu_l2_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_iob_ctu_l2_tr_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:252
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dff_ns (u_iob_ctu_tr_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:261, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dff_ns
     |vpiName:u_iob_ctu_tr_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_iob_ctu_tr_jl
     |vpiPort:
     \_port: (q), parent:u_iob_ctu_tr_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (iob_ctu_tr_jl), line:263
         |vpiName:iob_ctu_tr_jl
         |vpiActual:
         \_logic_net: (iob_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_iob_ctu_tr_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (iob_ctu_tr), line:265
         |vpiName:iob_ctu_tr
         |vpiActual:
         \_logic_net: (iob_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_iob_ctu_tr_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:266
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dff_ns (u_jbi_ctu_tr_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:274, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dff_ns
     |vpiName:u_jbi_ctu_tr_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_jbi_ctu_tr_jl
     |vpiPort:
     \_port: (q), parent:u_jbi_ctu_tr_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (jbi_ctu_tr_jl), line:276
         |vpiName:jbi_ctu_tr_jl
         |vpiActual:
         \_logic_net: (jbi_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_jbi_ctu_tr_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (jbi_ctu_tr), line:278
         |vpiName:jbi_ctu_tr
         |vpiActual:
         \_logic_net: (jbi_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_jbi_ctu_tr_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:279
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dff_ns (u_dram02_ctu_tr_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:287, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dff_ns
     |vpiName:u_dram02_ctu_tr_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_dram02_ctu_tr_jl
     |vpiPort:
     \_port: (q), parent:u_dram02_ctu_tr_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dram02_ctu_tr_jl), line:289
         |vpiName:dram02_ctu_tr_jl
         |vpiActual:
         \_logic_net: (dram02_ctu_tr_jl), line:31, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_dram02_ctu_tr_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dram02_ctu_tr), line:291
         |vpiName:dram02_ctu_tr
         |vpiActual:
         \_logic_net: (dram02_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_dram02_ctu_tr_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:292
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_cljl::dff_ns (u_dram13_ctu_tr_jl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:293, parent:work@ctu_clsp_synch_cljl
     |vpiDefName:work@ctu_clsp_synch_cljl::dff_ns
     |vpiName:u_dram13_ctu_tr_jl
     |vpiFullName:work@ctu_clsp_synch_cljl.u_dram13_ctu_tr_jl
     |vpiPort:
     \_port: (q), parent:u_dram13_ctu_tr_jl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dram13_ctu_tr_jl), line:295
         |vpiName:dram13_ctu_tr_jl
         |vpiActual:
         \_logic_net: (dram13_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (din), parent:u_dram13_ctu_tr_jl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dram13_ctu_tr), line:297
         |vpiName:dram13_ctu_tr
         |vpiActual:
         \_logic_net: (dram13_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
     |vpiPort:
     \_port: (clk), parent:u_dram13_ctu_tr_jl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:298
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_cljl (work@ctu_clsp_synch_cljl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v</a>, line:28
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_jl_nxt), line:86, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_jl_nxt), line:87, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_misc_cken_jl_nxt), line:88, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_jl_nxt), line:89, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (jbi_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (iob_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (iob_ctu_l2_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (dram13_ctu_tr_jl), line:30, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (dram02_ctu_tr_jl), line:31, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_misc_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_jl), line:31, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbi_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_iob_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_efc_cken_jl), line:32, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_jl), line:33, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (clsp_ctrl_srarm_jl), line:34, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (jbus_clk), line:36, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (jbi_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (iob_ctu_tr), line:36, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (iob_ctu_l2_tr), line:36, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:36, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (dram13_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (dram02_ctu_tr), line:37, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbi_cken_pre_jl), line:37, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_iob_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_efc_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_pre_jl), line:38, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (clsp_ctrl_srarm_pre_jl), line:39, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (start_clk_jl), line:39, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbusl_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_jbusr_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_misc_cken_pre_jl), line:40, parent:work@ctu_clsp_synch_cljl
   |vpiNet:
   \_logic_net: (ctu_dbg_cken_pre_jl), line:41, parent:work@ctu_clsp_synch_cljl
Object: \work_ctu_clsp_synch_cljl of type 3000
Object: \work_ctu_clsp_synch_cljl of type 32
Object: \jbi_ctu_tr_jl of type 44
Object: \iob_ctu_tr_jl of type 44
Object: \iob_ctu_l2_tr_jl of type 44
Object: \dram13_ctu_tr_jl of type 44
Object: \dram02_ctu_tr_jl of type 44
Object: \ctu_misc_cken_jl of type 44
Object: \ctu_jbusr_cken_jl of type 44
Object: \ctu_jbusl_cken_jl of type 44
Object: \ctu_jbi_cken_jl of type 44
Object: \ctu_iob_cken_jl of type 44
Object: \ctu_efc_cken_jl of type 44
Object: \ctu_dram13_cken_jl of type 44
Object: \ctu_dram02_cken_jl of type 44
Object: \ctu_dbg_cken_jl of type 44
Object: \clsp_ctrl_srarm_jl of type 44
Object: \jbus_clk of type 44
Object: \jbi_ctu_tr of type 44
Object: \iob_ctu_tr of type 44
Object: \iob_ctu_l2_tr of type 44
Object: \io_pwron_rst_l of type 44
Object: \dram13_ctu_tr of type 44
Object: \dram02_ctu_tr of type 44
Object: \ctu_jbi_cken_pre_jl of type 44
Object: \ctu_iob_cken_pre_jl of type 44
Object: \ctu_efc_cken_pre_jl of type 44
Object: \ctu_dram13_cken_pre_jl of type 44
Object: \ctu_dram02_cken_pre_jl of type 44
Object: \clsp_ctrl_srarm_pre_jl of type 44
Object: \start_clk_jl of type 44
Object: \ctu_jbusl_cken_pre_jl of type 44
Object: \ctu_jbusr_cken_pre_jl of type 44
Object: \ctu_misc_cken_pre_jl of type 44
Object: \ctu_dbg_cken_pre_jl of type 44
Object: \u_clsp_ctrl_srarm_jl of type 32
Object: \rst_l of type 44
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \u_ctu_dram02_cken_jl of type 32
Object: \u_ctu_dram13_cken_jl of type 32
Object: \u_ctu_iob_cken_jl of type 32
Object: \u_ctu_efc_cken_jl of type 32
Object: \u_ctu_jbusl_cken_jl of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \set_l of type 44
Object: \u_ctu_jbusr_cken_jl of type 32
Object: \u_ctu_jbi_cken_jl of type 32
Object: \u_ctu_dbg_cken_jl of type 32
Object: \u_ctu_misc_cken_jl of type 32
Object: \u_iob_ctu_l2_tr_jl of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \u_iob_ctu_tr_jl of type 32
Object: \u_jbi_ctu_tr_jl of type 32
Object: \u_dram02_ctu_tr_jl of type 32
Object: \u_dram13_ctu_tr_jl of type 32
Object: \ctu_jbusl_cken_jl_nxt of type 36
Object: \ctu_jbusr_cken_jl_nxt of type 36
Object: \ctu_misc_cken_jl_nxt of type 36
Object: \ctu_dbg_cken_jl_nxt of type 36
Object: \jbi_ctu_tr_jl of type 36
Object: \iob_ctu_tr_jl of type 36
Object: \iob_ctu_l2_tr_jl of type 36
Object: \dram13_ctu_tr_jl of type 36
Object: \dram02_ctu_tr_jl of type 36
Object: \ctu_misc_cken_jl of type 36
Object: \ctu_jbusr_cken_jl of type 36
Object: \ctu_jbusl_cken_jl of type 36
Object: \ctu_jbi_cken_jl of type 36
Object: \ctu_iob_cken_jl of type 36
Object: \ctu_efc_cken_jl of type 36
Object: \ctu_dram13_cken_jl of type 36
Object: \ctu_dram02_cken_jl of type 36
Object: \ctu_dbg_cken_jl of type 36
Object: \clsp_ctrl_srarm_jl of type 36
Object: \jbus_clk of type 36
Object: \jbi_ctu_tr of type 36
Object: \iob_ctu_tr of type 36
Object: \iob_ctu_l2_tr of type 36
Object: \io_pwron_rst_l of type 36
Object: \dram13_ctu_tr of type 36
Object: \dram02_ctu_tr of type 36
Object: \ctu_jbi_cken_pre_jl of type 36
Object: \ctu_iob_cken_pre_jl of type 36
Object: \ctu_efc_cken_pre_jl of type 36
Object: \ctu_dram13_cken_pre_jl of type 36
Object: \ctu_dram02_cken_pre_jl of type 36
Object: \clsp_ctrl_srarm_pre_jl of type 36
Object: \start_clk_jl of type 36
Object: \ctu_jbusl_cken_pre_jl of type 36
Object: \ctu_jbusr_cken_pre_jl of type 36
Object: \ctu_misc_cken_pre_jl of type 36
Object: \ctu_dbg_cken_pre_jl of type 36
Object: \work_ctu_clsp_synch_cljl of type 32
Object:  of type 8
Object: \ctu_jbusl_cken_jl_nxt of type 608
Object: \ctu_jbusl_cken_jl_nxt of type 36
Object:  of type 39
Object: \start_clk_jl of type 608
Object: \ctu_jbusl_cken_pre_jl of type 608
Object:  of type 7
Object:  of type 8
Object: \ctu_jbusr_cken_jl_nxt of type 608
Object: \ctu_jbusr_cken_jl_nxt of type 36
Object:  of type 39
Object: \start_clk_jl of type 608
Object: \ctu_jbusr_cken_pre_jl of type 608
Object:  of type 7
Object:  of type 8
Object: \ctu_dbg_cken_jl_nxt of type 608
Object: \ctu_dbg_cken_jl_nxt of type 36
Object:  of type 39
Object: \start_clk_jl of type 608
Object: \ctu_dbg_cken_pre_jl of type 608
Object:  of type 7
Object:  of type 8
Object: \ctu_misc_cken_jl_nxt of type 608
Object: \ctu_misc_cken_jl_nxt of type 36
Object:  of type 39
Object: \start_clk_jl of type 608
Object: \ctu_misc_cken_pre_jl of type 608
Object:  of type 7
Object: \ctu_jbusl_cken_jl_nxt of type 36
Object: \ctu_jbusr_cken_jl_nxt of type 36
Object: \ctu_misc_cken_jl_nxt of type 36
Object: \ctu_dbg_cken_jl_nxt of type 36
Object: \jbi_ctu_tr_jl of type 36
Object: \iob_ctu_tr_jl of type 36
Object: \iob_ctu_l2_tr_jl of type 36
Object: \dram13_ctu_tr_jl of type 36
Object: \dram02_ctu_tr_jl of type 36
Object: \ctu_misc_cken_jl of type 36
Object: \ctu_jbusr_cken_jl of type 36
Object: \ctu_jbusl_cken_jl of type 36
Object: \ctu_jbi_cken_jl of type 36
Object: \ctu_iob_cken_jl of type 36
Object: \ctu_efc_cken_jl of type 36
Object: \ctu_dram13_cken_jl of type 36
Object: \ctu_dram02_cken_jl of type 36
Object: \ctu_dbg_cken_jl of type 36
Object: \clsp_ctrl_srarm_jl of type 36
Object: \jbus_clk of type 36
Object: \jbi_ctu_tr of type 36
Object: \iob_ctu_tr of type 36
Object: \iob_ctu_l2_tr of type 36
Object: \io_pwron_rst_l of type 36
Object: \dram13_ctu_tr of type 36
Object: \dram02_ctu_tr of type 36
Object: \ctu_jbi_cken_pre_jl of type 36
Object: \ctu_iob_cken_pre_jl of type 36
Object: \ctu_efc_cken_pre_jl of type 36
Object: \ctu_dram13_cken_pre_jl of type 36
Object: \ctu_dram02_cken_pre_jl of type 36
Object: \clsp_ctrl_srarm_pre_jl of type 36
Object: \start_clk_jl of type 36
Object: \ctu_jbusl_cken_pre_jl of type 36
Object: \ctu_jbusr_cken_pre_jl of type 36
Object: \ctu_misc_cken_pre_jl of type 36
Object: \ctu_dbg_cken_pre_jl of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_synch_cljl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f4b30] str=&#39;\work_ctu_clsp_synch_cljl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f4de0] str=&#39;\jbi_ctu_tr_jl&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f51f0] str=&#39;\iob_ctu_tr_jl&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f53d0] str=&#39;\iob_ctu_l2_tr_jl&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f5590] str=&#39;\dram13_ctu_tr_jl&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f5730] str=&#39;\dram02_ctu_tr_jl&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f58f0] str=&#39;\ctu_misc_cken_jl&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f5ab0] str=&#39;\ctu_jbusr_cken_jl&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f5c70] str=&#39;\ctu_jbusl_cken_jl&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f5e30] str=&#39;\ctu_jbi_cken_jl&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f6080] str=&#39;\ctu_iob_cken_jl&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f6240] str=&#39;\ctu_efc_cken_jl&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f6400] str=&#39;\ctu_dram13_cken_jl&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f65c0] str=&#39;\ctu_dram02_cken_jl&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f6780] str=&#39;\ctu_dbg_cken_jl&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:34</a>.0-34.0&gt; [0x35f6940] str=&#39;\clsp_ctrl_srarm_jl&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6b00] str=&#39;\jbus_clk&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6cc0] str=&#39;\jbi_ctu_tr&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6f90] str=&#39;\iob_ctu_tr&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f7150] str=&#39;\iob_ctu_l2_tr&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f7310] str=&#39;\io_pwron_rst_l&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f74d0] str=&#39;\dram13_ctu_tr&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f7690] str=&#39;\dram02_ctu_tr&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f7850] str=&#39;\ctu_jbi_cken_pre_jl&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7a10] str=&#39;\ctu_iob_cken_pre_jl&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7bd0] str=&#39;\ctu_efc_cken_pre_jl&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7d90] str=&#39;\ctu_dram13_cken_pre_jl&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f7f50] str=&#39;\ctu_dram02_cken_pre_jl&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f8110] str=&#39;\clsp_ctrl_srarm_pre_jl&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f82d0] str=&#39;\start_clk_jl&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8490] str=&#39;\ctu_jbusl_cken_pre_jl&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8650] str=&#39;\ctu_jbusr_cken_pre_jl&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8810] str=&#39;\ctu_misc_cken_pre_jl&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:41</a>.0-41.0&gt; [0x35f89d0] str=&#39;\ctu_dbg_cken_pre_jl&#39; input port=33
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f8da0] str=&#39;\u_clsp_ctrl_srarm_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9520] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9640] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9760] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9980] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9aa0] str=&#39;\clsp_ctrl_srarm_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9ca0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9dc0] str=&#39;\clsp_ctrl_srarm_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9fe0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35fa100] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa350] str=&#39;\u_ctu_dram02_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fa4d0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa630] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa750] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa970] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35faa90] str=&#39;\ctu_dram02_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fac90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fadb0] str=&#39;\ctu_dram02_cken_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fafd0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fb0f0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb340] str=&#39;\u_ctu_dram13_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fb4c0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb620] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb740] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb960] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fba80] str=&#39;\ctu_dram13_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbc80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbda0] str=&#39;\ctu_dram13_cken_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbfc0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fc0e0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc330] str=&#39;\u_ctu_iob_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fc4b0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc610] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc730] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc950] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fca70] str=&#39;\ctu_iob_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcc70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcd90] str=&#39;\ctu_iob_cken_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcfb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fd0d0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd320] str=&#39;\u_ctu_efc_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fd4a0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd600] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd720] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd940] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fda60] str=&#39;\ctu_efc_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdc60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdd80] str=&#39;\ctu_efc_cken_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdfa0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fe0c0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fe310] str=&#39;\u_ctu_jbusl_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35feb50] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fec70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fed90] str=&#39;\ctu_jbusl_cken_jl_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35feff0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff110] str=&#39;\ctu_jbusl_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff310] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff430] str=&#39;\jbus_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff650] str=&#39;\set_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff770] str=&#39;\io_pwron_rst_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x35ff9c0] str=&#39;\u_ctu_jbusr_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3616230] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616350] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616470] str=&#39;\ctu_jbusr_cken_jl_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616590] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x36166b0] str=&#39;\ctu_jbusr_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616830] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616950] str=&#39;\jbus_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616b70] str=&#39;\set_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616c90] str=&#39;\io_pwron_rst_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3616ee0] str=&#39;\u_ctu_jbi_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3617050] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36171b0] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36172d0] str=&#39;\start_clk_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36174f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617610] str=&#39;\ctu_jbi_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617810] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617930] str=&#39;\ctu_jbi_cken_pre_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617b50] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617c70] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3617ec0] str=&#39;\u_ctu_dbg_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36180a0] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618200] str=&#39;\set_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618320] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618580] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36186a0] str=&#39;\ctu_dbg_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36188a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36189c0] str=&#39;\ctu_dbg_cken_jl_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618be0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618d00] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3618f00] str=&#39;\u_ctu_misc_cken_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3619080] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x36191e0] str=&#39;\set_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619300] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619560] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619680] str=&#39;\ctu_misc_cken_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619880] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x36199a0] str=&#39;\ctu_misc_cken_jl_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619bc0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619ce0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x3619f30] str=&#39;\u_iob_ctu_l2_tr_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a5b0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361a6d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361a7f0] str=&#39;\iob_ctu_l2_tr_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361aa10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ab30] str=&#39;\iob_ctu_l2_tr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ad30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ae50] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b050] str=&#39;\u_iob_ctu_tr_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361b1d0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b330] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b450] str=&#39;\iob_ctu_tr_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b670] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b790] str=&#39;\iob_ctu_tr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b990] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361bab0] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361bcb0] str=&#39;\u_jbi_ctu_tr_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361be30] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361bf90] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c0b0] str=&#39;\jbi_ctu_tr_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c2d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c3f0] str=&#39;\jbi_ctu_tr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c5f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c710] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361c910] str=&#39;\u_dram02_ctu_tr_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361ca90] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cbf0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cd10] str=&#39;\dram02_ctu_tr_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cf30] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d050] str=&#39;\dram02_ctu_tr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d250] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d370] str=&#39;\jbus_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d570] str=&#39;\u_dram13_ctu_tr_jl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361d6f0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d850] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d970] str=&#39;\dram13_ctu_tr_jl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361db90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361dcb0] str=&#39;\dram13_ctu_tr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361deb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361dfd0] str=&#39;\jbus_clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:86</a>.0-86.0&gt; [0x361e1d0] str=&#39;\ctu_jbusl_cken_jl_nxt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:87</a>.0-87.0&gt; [0x361e350] str=&#39;\ctu_jbusr_cken_jl_nxt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-88" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:88</a>.0-88.0&gt; [0x361e4d0] str=&#39;\ctu_misc_cken_jl_nxt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:89</a>.0-89.0&gt; [0x361e650] str=&#39;\ctu_dbg_cken_jl_nxt&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361e950]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ea90] str=&#39;\ctu_jbusl_cken_jl_nxt&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ee50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ef90] str=&#39;\start_clk_jl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361f190] str=&#39;\ctu_jbusl_cken_pre_jl&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361f470] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f330]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f630] str=&#39;\ctu_jbusr_cken_jl_nxt&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f990]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361fab0] str=&#39;\start_clk_jl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361fc90] str=&#39;\ctu_jbusr_cken_pre_jl&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361ff50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x361fe10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x3620070] str=&#39;\ctu_dbg_cken_jl_nxt&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36202b0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36203d0] str=&#39;\start_clk_jl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36204f0] str=&#39;\ctu_dbg_cken_pre_jl&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x3620730] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620610]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620850] str=&#39;\ctu_misc_cken_jl_nxt&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620a90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620bb0] str=&#39;\start_clk_jl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620cd0] str=&#39;\ctu_misc_cken_pre_jl&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620f10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f4b30] str=&#39;\work_ctu_clsp_synch_cljl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f4de0] str=&#39;\jbi_ctu_tr_jl&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f51f0] str=&#39;\iob_ctu_tr_jl&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f53d0] str=&#39;\iob_ctu_l2_tr_jl&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:30</a>.0-30.0&gt; [0x35f5590] str=&#39;\dram13_ctu_tr_jl&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f5730] str=&#39;\dram02_ctu_tr_jl&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f58f0] str=&#39;\ctu_misc_cken_jl&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:31</a>.0-31.0&gt; [0x35f5ab0] str=&#39;\ctu_jbusr_cken_jl&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f5c70] str=&#39;\ctu_jbusl_cken_jl&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f5e30] str=&#39;\ctu_jbi_cken_jl&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f6080] str=&#39;\ctu_iob_cken_jl&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:32</a>.0-32.0&gt; [0x35f6240] str=&#39;\ctu_efc_cken_jl&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f6400] str=&#39;\ctu_dram13_cken_jl&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f65c0] str=&#39;\ctu_dram02_cken_jl&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:33</a>.0-33.0&gt; [0x35f6780] str=&#39;\ctu_dbg_cken_jl&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:34</a>.0-34.0&gt; [0x35f6940] str=&#39;\clsp_ctrl_srarm_jl&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6b00] str=&#39;\jbus_clk&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6cc0] str=&#39;\jbi_ctu_tr&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f6f90] str=&#39;\iob_ctu_tr&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f7150] str=&#39;\iob_ctu_l2_tr&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:36</a>.0-36.0&gt; [0x35f7310] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f74d0] str=&#39;\dram13_ctu_tr&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f7690] str=&#39;\dram02_ctu_tr&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:37</a>.0-37.0&gt; [0x35f7850] str=&#39;\ctu_jbi_cken_pre_jl&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7a10] str=&#39;\ctu_iob_cken_pre_jl&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7bd0] str=&#39;\ctu_efc_cken_pre_jl&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:38</a>.0-38.0&gt; [0x35f7d90] str=&#39;\ctu_dram13_cken_pre_jl&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f7f50] str=&#39;\ctu_dram02_cken_pre_jl&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f8110] str=&#39;\clsp_ctrl_srarm_pre_jl&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:39</a>.0-39.0&gt; [0x35f82d0] str=&#39;\start_clk_jl&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8490] str=&#39;\ctu_jbusl_cken_pre_jl&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8650] str=&#39;\ctu_jbusr_cken_pre_jl&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:40</a>.0-40.0&gt; [0x35f8810] str=&#39;\ctu_misc_cken_pre_jl&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:41</a>.0-41.0&gt; [0x35f89d0] str=&#39;\ctu_dbg_cken_pre_jl&#39; input basic_prep port=33 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f8da0] str=&#39;\u_clsp_ctrl_srarm_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9520] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9640] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9760 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9980] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9aa0 -&gt; 0x35f6940] str=&#39;\clsp_ctrl_srarm_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9ca0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9dc0 -&gt; 0x35f8110] str=&#39;\clsp_ctrl_srarm_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35f9fe0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:98</a>.0-98.0&gt; [0x35fa100 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa350] str=&#39;\u_ctu_dram02_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fa4d0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa630] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa750 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fa970] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35faa90 -&gt; 0x35f65c0] str=&#39;\ctu_dram02_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fac90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fadb0 -&gt; 0x35f7f50] str=&#39;\ctu_dram02_cken_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fafd0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:113</a>.0-113.0&gt; [0x35fb0f0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb340] str=&#39;\u_ctu_dram13_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fb4c0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb620] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb740 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fb960] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fba80 -&gt; 0x35f6400] str=&#39;\ctu_dram13_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbc80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbda0 -&gt; 0x35f7d90] str=&#39;\ctu_dram13_cken_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fbfc0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:119</a>.0-119.0&gt; [0x35fc0e0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc330] str=&#39;\u_ctu_iob_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fc4b0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc610] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc730 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fc950] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fca70 -&gt; 0x35f6080] str=&#39;\ctu_iob_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcc70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcd90 -&gt; 0x35f7a10] str=&#39;\ctu_iob_cken_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fcfb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-134" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:134</a>.0-134.0&gt; [0x35fd0d0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd320] str=&#39;\u_ctu_efc_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fd4a0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd600] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd720 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fd940] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fda60 -&gt; 0x35f6240] str=&#39;\ctu_efc_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdc60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdd80 -&gt; 0x35f7bd0] str=&#39;\ctu_efc_cken_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fdfa0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-148" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:148</a>.0-148.0&gt; [0x35fe0c0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fe310] str=&#39;\u_ctu_jbusl_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35feb50] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fec70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35fed90 -&gt; 0x361e1d0] str=&#39;\ctu_jbusl_cken_jl_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35feff0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff110 -&gt; 0x35f5c70] str=&#39;\ctu_jbusl_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff310] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff430 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff650] str=&#39;\set_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-165" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:165</a>.0-165.0&gt; [0x35ff770 -&gt; 0x35f7310] str=&#39;\io_pwron_rst_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x35ff9c0] str=&#39;\u_ctu_jbusr_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3616230] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616350] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616470 -&gt; 0x361e350] str=&#39;\ctu_jbusr_cken_jl_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616590] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x36166b0 -&gt; 0x35f5ab0] str=&#39;\ctu_jbusr_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616830] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616950 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616b70] str=&#39;\set_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-183" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:183</a>.0-183.0&gt; [0x3616c90 -&gt; 0x35f7310] str=&#39;\io_pwron_rst_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3616ee0] str=&#39;\u_ctu_jbi_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3617050] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36171b0] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36172d0 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x36174f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617610 -&gt; 0x35f5e30] str=&#39;\ctu_jbi_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617810] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617930 -&gt; 0x35f7850] str=&#39;\ctu_jbi_cken_pre_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617b50] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-200" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:200</a>.0-200.0&gt; [0x3617c70 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3617ec0] str=&#39;\u_ctu_dbg_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36180a0] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618200] str=&#39;\set_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618320 -&gt; 0x35f7310] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618580] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36186a0 -&gt; 0x35f6780] str=&#39;\ctu_dbg_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36188a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x36189c0 -&gt; 0x361e650] str=&#39;\ctu_dbg_cken_jl_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618be0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-217" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:217</a>.0-217.0&gt; [0x3618d00 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3618f00] str=&#39;\u_ctu_misc_cken_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3619080] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x36191e0] str=&#39;\set_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619300 -&gt; 0x35f7310] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619560] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619680 -&gt; 0x35f58f0] str=&#39;\ctu_misc_cken_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619880] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x36199a0 -&gt; 0x361e4d0] str=&#39;\ctu_misc_cken_jl_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619bc0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-234" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:234</a>.0-234.0&gt; [0x3619ce0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x3619f30] str=&#39;\u_iob_ctu_l2_tr_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a5b0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361a6d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361a7f0 -&gt; 0x35f53d0] str=&#39;\iob_ctu_l2_tr_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361aa10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ab30 -&gt; 0x35f7150] str=&#39;\iob_ctu_l2_tr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ad30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-247" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:247</a>.0-247.0&gt; [0x361ae50 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b050] str=&#39;\u_iob_ctu_tr_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361b1d0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b330] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b450 -&gt; 0x35f51f0] str=&#39;\iob_ctu_tr_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b670] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b790 -&gt; 0x35f6f90] str=&#39;\iob_ctu_tr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361b990] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-261" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:261</a>.0-261.0&gt; [0x361bab0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361bcb0] str=&#39;\u_jbi_ctu_tr_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361be30] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361bf90] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c0b0 -&gt; 0x35f4de0] str=&#39;\jbi_ctu_tr_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c2d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c3f0 -&gt; 0x35f6cc0] str=&#39;\jbi_ctu_tr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c5f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:274</a>.0-274.0&gt; [0x361c710 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361c910] str=&#39;\u_dram02_ctu_tr_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361ca90] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cbf0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cd10 -&gt; 0x35f5730] str=&#39;\dram02_ctu_tr_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361cf30] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d050 -&gt; 0x35f7690] str=&#39;\dram02_ctu_tr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d250] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-287" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:287</a>.0-287.0&gt; [0x361d370 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d570] str=&#39;\u_dram13_ctu_tr_jl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361d6f0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d850] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361d970 -&gt; 0x35f5590] str=&#39;\dram13_ctu_tr_jl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361db90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361dcb0 -&gt; 0x35f74d0] str=&#39;\dram13_ctu_tr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361deb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-293" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:293</a>.0-293.0&gt; [0x361dfd0 -&gt; 0x35f6b00] str=&#39;\jbus_clk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:86</a>.0-86.0&gt; [0x361e1d0] str=&#39;\ctu_jbusl_cken_jl_nxt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:87</a>.0-87.0&gt; [0x361e350] str=&#39;\ctu_jbusr_cken_jl_nxt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-88" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:88</a>.0-88.0&gt; [0x361e4d0] str=&#39;\ctu_misc_cken_jl_nxt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:89</a>.0-89.0&gt; [0x361e650] str=&#39;\ctu_dbg_cken_jl_nxt&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361e950] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ea90 -&gt; 0x361e1d0] str=&#39;\ctu_jbusl_cken_jl_nxt&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ee50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361ef90 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361f190 -&gt; 0x35f8490] str=&#39;\ctu_jbusl_cken_pre_jl&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-163" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:163</a>.0-163.0&gt; [0x361f470] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f330] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f630 -&gt; 0x361e350] str=&#39;\ctu_jbusr_cken_jl_nxt&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361f990] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361fab0 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361fc90 -&gt; 0x35f8650] str=&#39;\ctu_jbusr_cken_pre_jl&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-181" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:181</a>.0-181.0&gt; [0x361ff50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x361fe10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x3620070 -&gt; 0x361e650] str=&#39;\ctu_dbg_cken_jl_nxt&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36202b0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36203d0 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x36204f0 -&gt; 0x35f89d0] str=&#39;\ctu_dbg_cken_pre_jl&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-214" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:214</a>.0-214.0&gt; [0x3620730] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620610] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620850 -&gt; 0x361e4d0] str=&#39;\ctu_misc_cken_jl_nxt&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620a90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620bb0 -&gt; 0x35f82d0] str=&#39;\start_clk_jl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620cd0 -&gt; 0x35f8810] str=&#39;\ctu_misc_cken_pre_jl&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_cljl.v.html#l-231" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_cljl.v:231</a>.0-231.0&gt; [0x3620f10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_cljl::dff_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a0a0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a1c0] str=&#39;\q&#39; port=42
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a300] str=&#39;\din&#39; port=43
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a440] str=&#39;\clk&#39; port=44
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a0a0] str=&#39;\work_ctu_clsp_synch_cljl::dff_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a1c0] str=&#39;\q&#39; basic_prep port=42 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a300] str=&#39;\din&#39; basic_prep port=43 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x361a440] str=&#39;\clk&#39; basic_prep port=44 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_cljl::dffrl_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f8ec0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9000] str=&#39;\rst_l&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9140] str=&#39;\q&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9280] str=&#39;\din&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f93a0] str=&#39;\clk&#39; port=37
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f8ec0] str=&#39;\work_ctu_clsp_synch_cljl::dffrl_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9000] str=&#39;\rst_l&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9140] str=&#39;\q&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f9280] str=&#39;\din&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35f93a0] str=&#39;\clk&#39; basic_prep port=37 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe490] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe5b0] str=&#39;\din&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe730] str=&#39;\q&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe870] str=&#39;\clk&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe990] str=&#39;\set_l&#39; port=41
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe490] str=&#39;\work_ctu_clsp_synch_cljl::dffsl_async_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe5b0] str=&#39;\din&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe730] str=&#39;\q&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe870] str=&#39;\clk&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x35fe990] str=&#39;\set_l&#39; basic_prep port=41 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_synch_cljl::dff_ns&#39; referenced in module `work_ctu_clsp_synch_cljl&#39; in cell `u_dram13_ctu_tr_jl&#39; does not have a port named &#39;clk&#39;.

</pre>
</body>