
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.170580                       # Number of seconds simulated
sim_ticks                                170579785000                       # Number of ticks simulated
final_tick                               170579785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236935                       # Simulator instruction rate (inst/s)
host_op_rate                                   260184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52213095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721292                       # Number of bytes of host memory used
host_seconds                                  3266.99                       # Real time elapsed on the host
sim_insts                                   774065505                       # Number of instructions simulated
sim_ops                                     850019933                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst        133284736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data         33821120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         49672128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          9122944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         49859968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          9103488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         49857024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          9164864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst         49840832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          9196224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst         49898176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          9151360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst         49854080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          9129664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst         33295424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          6082560                       # Number of bytes read from this memory
system.physmem.bytes_read::total            560334592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst    133284736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     49672128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     49859968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     49857024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst     49840832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst     49898176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst     49854080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst     33295424                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       465562368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     27202240                       # Number of bytes written to this memory
system.physmem.bytes_written::total          27202240                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst           2082574                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data            528455                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            776127                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data            142546                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            779062                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data            142242                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            779016                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data            143201                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst            778763                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data            143691                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst            779659                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data            142990                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst            778970                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data            142651                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst            520241                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             95040                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               8755228                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          425035                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               425035                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           781363020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data           198271560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           291195865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            53481976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           292297050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            53367918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst           292279792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            53727726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst           292184868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            53911570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst           292521039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            53648561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst           292262533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            53521371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst           195189741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            35658153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              3284882743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      781363020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      291195865                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      292297050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst      292279792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst      292184868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst      292521039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst      292262533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst      195189741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         2729293908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         159469306                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              159469306                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         159469306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          781363020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data          198271560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          291195865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           53481976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          292297050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           53367918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst          292279792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           53727726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst          292184868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           53911570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst          292521039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           53648561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst          292262533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           53521371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst          195189741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           35658153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             3444352049                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               17502504                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10635902                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           437159                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9535276                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8290990                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.950708                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2183069                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             41305                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         560200                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            557527                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            2673                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9941                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              256834                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       170579936                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          61466140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      98118444                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   17502504                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11031586                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     65012482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 883215                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                1813                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3920                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles        34390                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 13687675                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               216363                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         126960352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.872148                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.954313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                66965961     52.75%     52.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9260622      7.29%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                50733769     39.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           126960352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.102606                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.575205                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                58375337                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11472132                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 46444739                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             10261159                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                406985                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4761977                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                34812                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             109526220                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                61589                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                406985                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                60649868                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1897743                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1034334                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 54364294                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8607128                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             109127161                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6421685                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 90057                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 26859                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          136409147                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            503443402                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       138732013                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123960098                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                12449049                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             22320                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         10999                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9258060                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14309198                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8954057                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4616523                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1902173                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 108311684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              20543                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                101984919                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           999493                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7821964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     29545363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           933                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    126960352                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.803282                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.689622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           45134067     35.55%     35.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61667651     48.57%     84.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20158634     15.88%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      126960352                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               56145457     93.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2572168      4.26%     97.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1652478      2.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78676147     77.14%     77.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              521594      0.51%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14016715     13.74%     91.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8759139      8.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             101984919                       # Type of FU issued
system.cpu0.iq.rate                          0.597872                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   60370103                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.591951                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         392299754                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        116155839                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101673543                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             162355006                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1863340                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       727427                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1873                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       293499                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        75293                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        21314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                406985                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1711202                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               153165                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          108332497                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            85577                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14309198                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8954057                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             10869                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 13137                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                75084                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1873                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        213077                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       209158                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              422235                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            101831254                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             13981812                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           153665                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                          270                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22724380                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15906089                       # Number of branches executed
system.cpu0.iew.exec_stores                   8742568                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.596971                       # Inst execution rate
system.cpu0.iew.wb_sent                     101690067                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101673559                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 69779541                       # num instructions producing a value
system.cpu0.iew.wb_consumers                157466107                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.596046                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.443140                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        7822550                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          19610                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           402537                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    125778054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.799108                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.015774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     51026121     40.57%     40.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61593343     48.97%     89.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7956794      6.33%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2467254      1.96%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       937169      0.75%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       229820      0.18%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       477996      0.38%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       880638      0.70%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       208919      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    125778054                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88938925                       # Number of instructions committed
system.cpu0.commit.committedOps             100510263                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22242329                       # Number of memory references committed
system.cpu0.commit.loads                     13581771                       # Number of loads committed
system.cpu0.commit.membars                       9490                       # Number of memory barriers committed
system.cpu0.commit.branches                  15787471                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90874841                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565392                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77751478     77.36%     77.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13581771     13.51%     91.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8660542      8.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100510263                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               208919                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   233863917                       # The number of ROB reads
system.cpu0.rob.rob_writes                  217848124                       # The number of ROB writes
system.cpu0.timesIdled                        1938951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       43619584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88938925                       # Number of Instructions Simulated
system.cpu0.committedOps                    100510263                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917945                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917945                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.521391                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521391                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119639930                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70648865                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                350199753                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53063304                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22636600                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17633                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           529437                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           15.993705                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19243686                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           529453                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.346354                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           574000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    15.993705                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        161240185                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       161240185                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     10987668                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10987668                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8242588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8242588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5271                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4592                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4592                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     19230256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19230256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     19230256                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19230256                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       582279                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       582279                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       261739                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       261739                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2214                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2214                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2116                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2116                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       844018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        844018                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       844018                       # number of overall misses
system.cpu0.dcache.overall_misses::total       844018                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  28666899000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28666899000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  14301606707                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14301606707                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     74396000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     74396000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     60943999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60943999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data     14733000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     14733000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  42968505707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42968505707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  42968505707                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42968505707                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11569947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11569947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8504327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8504327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20074274                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20074274                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20074274                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20074274                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.050327                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050327                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.030777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030777                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.295792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.295792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.315444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.042045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042045                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.042045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042045                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49232.239184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49232.239184                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54640.717306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54640.717306                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 33602.529359                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33602.529359                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 28801.511815                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28801.511815                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50909.466039                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50909.466039                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50909.466039                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50909.466039                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       283779                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6913                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.050051                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       169416                       # number of writebacks
system.cpu0.dcache.writebacks::total           169416                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       161217                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       161217                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       150356                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       150356                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         1555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       311573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       311573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       311573                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       311573                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       421062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       421062                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       111383                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111383                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          659                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          659                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2116                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2116                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       532445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       532445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       532445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       532445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  20335697003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20335697003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6097194746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6097194746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     19042000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     19042000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     57345654                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57345654                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data     14099000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     14099000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  26432891749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  26432891749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  26432891749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  26432891749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036393                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036393                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.013097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.088043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.088043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.315444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.315444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.026524                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026524                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.026524                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026524                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48296.205792                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48296.205792                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54740.801972                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54740.801972                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 28895.295903                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28895.295903                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 27100.970699                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27100.970699                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49644.360918                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49644.360918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49644.360918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49644.360918                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          2082558                       # number of replacements
system.cpu0.icache.tags.tagsinuse           15.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11504952                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2082574                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.524390                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           969000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    15.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        111582966                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       111582966                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     11504952                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11504952                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11504952                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11504952                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11504952                       # number of overall hits
system.cpu0.icache.overall_hits::total       11504952                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      2182597                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2182597                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      2182597                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2182597                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      2182597                       # number of overall misses
system.cpu0.icache.overall_misses::total      2182597                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 101847646542                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 101847646542                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 101847646542                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 101847646542                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 101847646542                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 101847646542                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13687549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13687549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13687549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13687549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13687549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13687549                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.159459                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159459                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.159459                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159459                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.159459                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159459                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 46663.514401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46663.514401                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 46663.514401                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46663.514401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 46663.514401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46663.514401                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          620                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.142857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      2082558                       # number of writebacks
system.cpu0.icache.writebacks::total          2082558                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst       100022                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       100022                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst       100022                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       100022                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst       100022                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       100022                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      2082575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2082575                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      2082575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2082575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      2082575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2082575                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  95042662235                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  95042662235                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  95042662235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  95042662235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  95042662235                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  95042662235                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.152151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.152151                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152151                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.152151                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152151                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 45637.089773                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45637.089773                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 45637.089773                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45637.089773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 45637.089773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45637.089773                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               13957417                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7948655                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356372                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7671696                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6662686                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.847628                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1933672                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39163                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         449712                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            447795                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1917                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3183                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       101667177                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          30568645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      80320061                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   13957417                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9044153                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     54017088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 719793                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 636                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2981                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles        25066                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 11309588                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               163766                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          84974312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.066352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.949377                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                35662363     41.97%     41.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8011405      9.43%     51.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41300544     48.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            84974312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.137285                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.790029                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                27787154                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10696824                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36228771                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              9930530                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                331033                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4210762                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                29102                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              89630469                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                50798                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                331033                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                29966194                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1768408                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        637859                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 43931155                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8339663                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              89278479                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6219421                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 93965                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 43114                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          113954448                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            415115851                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       115732583                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            103003207                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                10951237                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13074                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7672                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  8942083                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11163640                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6649386                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4473000                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1941205                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  88571810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16097                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83161763                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           864057                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        6688111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     25658891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           290                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     84974312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.978669                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642505                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           18464851     21.73%     21.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49857159     58.67%     80.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16652302     19.60%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       84974312                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               48921811     94.93%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     3      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1924440      3.73%     98.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               689220      1.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65217373     78.42%     78.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              481445      0.58%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10973670     13.20%     92.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6483869      7.80%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83161763                       # Type of FU issued
system.cpu1.iq.rate                          0.817980                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   51535474                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.619702                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         303697368                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         95277490                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82916062                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             134697237                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1720501                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       533009                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          310                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1792                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       262897                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        66074                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        18487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                331033                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1547664                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               188533                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           88588139                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            64217                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11163640                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6649386                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7647                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 13950                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               118236                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1792                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        170395                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       173975                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              344370                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             83037302                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10945337                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           124460                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                          232                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17418833                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12693404                       # Number of branches executed
system.cpu1.iew.exec_stores                   6473496                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.816756                       # Inst execution rate
system.cpu1.iew.wb_sent                      82924907                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82916062                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 59912286                       # num instructions producing a value
system.cpu1.iew.wb_consumers                140896407                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.815564                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.425222                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        6688843                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           327509                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     83980295                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.975226                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.036750                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22572615     26.88%     26.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51094668     60.84%     87.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6236370      7.43%     95.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1834862      2.18%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       764546      0.91%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103249      0.12%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       455919      0.54%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       826669      0.98%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        91397      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     83980295                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72515730                       # Number of instructions committed
system.cpu1.commit.committedOps              81899796                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      17017120                       # Number of memory references committed
system.cpu1.commit.loads                     10630631                       # Number of loads committed
system.cpu1.commit.membars                       8321                       # Number of memory barriers committed
system.cpu1.commit.branches                  12592858                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74827148                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2319277                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64411535     78.65%     78.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465735      0.57%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10630631     12.98%     92.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6386489      7.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81899796                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                91397                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   172449360                       # The number of ROB reads
system.cpu1.rob.rob_writes                  178171582                       # The number of ROB writes
system.cpu1.timesIdled                         663208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                       16692865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    68912690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72515730                       # Number of Instructions Simulated
system.cpu1.committedOps                     81899796                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.402002                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.402002                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.713266                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.713266                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98607626                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59381640                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                285067800                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43430969                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17145019                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 11628                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           142665                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            9.533979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14976121                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           142681                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           104.962265                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      68913998000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     9.533979                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.595874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.595874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121643045                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121643045                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8635135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8635135                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6331978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6331978                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3785                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3785                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     14967113                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14967113                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     14967113                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14967113                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       162638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162638                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        47170                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        47170                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1613                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1613                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          672                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          672                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       209808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       209808                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209808                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10114824000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10114824000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4372328784                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4372328784                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     88104000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     88104000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     15383635                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15383635                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      5453000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5453000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14487152784                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14487152784                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14487152784                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14487152784                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8797773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8797773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6379148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6379148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15176921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15176921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15176921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15176921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.018486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018486                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007394                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.298814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.298814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.131713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.131713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.013824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013824                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 62192.255193                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62192.255193                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 92692.999449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92692.999449                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 54621.202728                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54621.202728                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 22892.313988                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22892.313988                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 69049.572867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69049.572867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 69049.572867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69049.572867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       233229                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.871500                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        38432                       # number of writebacks
system.cpu1.dcache.writebacks::total            38432                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        44835                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        44835                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        21714                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        21714                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         1287                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1287                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        66549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        66549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        66549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        66549                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       117803                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117803                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        25456                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        25456                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          326                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          326                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          672                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          672                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       143259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       143259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       143259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       143259                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7219620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7219620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2287245113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2287245113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     14299633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14299633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      5193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9506865113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9506865113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9506865113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9506865113                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.003991                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003991                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.060393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.060393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.131713                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.131713                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009439                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009439                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009439                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009439                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 61285.536022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61285.536022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 89850.923672                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89850.923672                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 25352.760736                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25352.760736                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21279.215774                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21279.215774                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 66361.381226                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66361.381226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 66361.381226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66361.381226                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           776111                       # number of replacements
system.cpu1.icache.tags.tagsinuse            9.536108                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10465140                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           776127                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            13.483798                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      68913426000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.536108                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.596007                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.596007                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         91252583                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        91252583                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     10465140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10465140                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10465140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10465140                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10465140                       # number of overall hits
system.cpu1.icache.overall_hits::total       10465140                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       844417                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       844417                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       844417                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        844417                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       844417                       # number of overall misses
system.cpu1.icache.overall_misses::total       844417                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  42137473886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  42137473886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  42137473886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  42137473886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  42137473886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  42137473886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11309557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11309557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11309557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11309557                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11309557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11309557                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.074664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.074664                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.074664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.074664                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.074664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.074664                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49901.261919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49901.261919                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49901.261919                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49901.261919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49901.261919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49901.261919                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       776111                       # number of writebacks
system.cpu1.icache.writebacks::total           776111                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        68290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        68290                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        68290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        68290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        68290                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        68290                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       776127                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       776127                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       776127                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       776127                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       776127                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       776127                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  38807082886                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  38807082886                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  38807082886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  38807082886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  38807082886                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  38807082886                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.068626                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.068626                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.068626                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.068626                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.068626                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.068626                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 50000.944286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50000.944286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 50000.944286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50000.944286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 50000.944286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50000.944286                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               13969765                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7936706                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           364568                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7686993                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6669031                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.757345                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1940769                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             40094                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         452925                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            450302                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2623                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3293                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       101666624                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          30642802                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      80421454                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   13969765                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9060102                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     54028942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 736981                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                1780                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        12457                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles        30119                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 11358554                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               170735                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          85084590                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.066578                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.949339                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                35697184     41.95%     41.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8025491      9.43%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                41361915     48.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            85084590                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.137408                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.791031                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                27837901                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10657587                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36458537                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              9791063                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                339502                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4225513                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                29288                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              89744486                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                51027                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                339502                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                29995815                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1787675                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        700353                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 44043805                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8217440                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              89386618                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6136550                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                101587                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 21322                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          114008983                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            415616943                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       115887543                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102898325                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                11110652                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             14521                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          9097                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  8822090                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11169195                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6666772                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4434675                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1838024                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  88666894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              17810                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83175001                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           876570                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        6802010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     26070440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           723                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     85084590                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.977557                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.643139                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           18572882     21.83%     21.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           49848415     58.59%     80.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16663293     19.58%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       85084590                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               48889776     94.93%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     3      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1922596      3.73%     98.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               686850      1.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             65213162     78.40%     78.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              480859      0.58%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10977702     13.20%     92.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6497872      7.81%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83175001                       # Type of FU issued
system.cpu2.iq.rate                          0.818115                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   51499225                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.619167                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         303810386                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         95488177                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82919454                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             134674226                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1723466                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       538883                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          289                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1597                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       270478                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        65992                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        20675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                339502                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1586377                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               168832                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           88685009                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            69412                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11169195                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6666772                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              9016                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 13184                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                99180                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1597                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        175716                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       177236                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              352952                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             83045321                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10947898                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           129679                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          305                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17435402                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12681915                       # Number of branches executed
system.cpu2.iew.exec_stores                   6487504                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.816840                       # Inst execution rate
system.cpu2.iew.wb_sent                      82928654                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82919454                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 59897852                       # num instructions producing a value
system.cpu2.iew.wb_consumers                140844038                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.815602                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.425278                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        6802626                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          17087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           335580                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     84072675                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.973951                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.036778                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     22687255     26.99%     26.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51063962     60.74%     87.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6245165      7.43%     95.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1835225      2.18%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       767809      0.91%     98.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        98975      0.12%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       454918      0.54%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       827820      0.98%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        91546      0.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     84072675                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72487975                       # Number of instructions committed
system.cpu2.commit.committedOps              81882694                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      17026606                       # Number of memory references committed
system.cpu2.commit.loads                     10630312                       # Number of loads committed
system.cpu2.commit.membars                       8537                       # Number of memory barriers committed
system.cpu2.commit.branches                  12579136                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74835534                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2324290                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64384991     78.63%     78.63% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.20% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.21% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10630312     12.98%     92.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6396294      7.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81882694                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                91546                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   172632968                       # The number of ROB reads
system.cpu2.rob.rob_writes                  178382824                       # The number of ROB writes
system.cpu2.timesIdled                         663051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                       16582034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    68913311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72487975                       # Number of Instructions Simulated
system.cpu2.committedOps                     81882694                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.402531                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.402531                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.712997                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.712997                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98626790                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59422163                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                285101772                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                43308148                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17163676                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 15459                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           141784                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.531331                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14976050                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           141800                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           105.613893                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      68914452000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.531331                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.595708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.595708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        121699486                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       121699486                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8628709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8628709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6336439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6336439                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4126                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3960                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3960                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     14965148                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14965148                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     14965148                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14965148                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       165539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       165539                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        51816                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51816                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         2104                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2104                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1600                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1600                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       217355                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        217355                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       217355                       # number of overall misses
system.cpu2.dcache.overall_misses::total       217355                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  10260014000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10260014000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   4720133075                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4720133075                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     87012000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     87012000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     41726638                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41726638                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     13231000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     13231000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14980147075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14980147075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14980147075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14980147075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8794248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8794248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6388255                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6388255                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15182503                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15182503                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15182503                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15182503                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018824                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018824                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.008111                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008111                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.337721                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.337721                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.287770                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.287770                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.014316                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014316                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.014316                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014316                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 61979.436870                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 61979.436870                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 91094.122954                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91094.122954                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 41355.513308                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41355.513308                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 26079.148750                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 26079.148750                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 68920.186216                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68920.186216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 68920.186216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68920.186216                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       261903                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             6617                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.580323                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        38251                       # number of writebacks
system.cpu2.dcache.writebacks::total            38251                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        46095                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        46095                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        26213                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        26213                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         1486                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1486                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        72308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        72308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        72308                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        72308                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       119444                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       119444                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        25603                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        25603                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          618                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          618                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1600                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1600                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       145047                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       145047                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       145047                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       145047                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   7299551004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7299551004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2243145253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2243145253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     17019000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17019000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     39111556                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39111556                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     12643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     12643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9542696257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9542696257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9542696257                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9542696257                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013582                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013582                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.004008                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004008                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.099197                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.099197                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.287770                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.287770                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009554                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009554                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009554                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009554                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 61112.747430                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61112.747430                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 87612.594344                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87612.594344                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 27538.834951                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27538.834951                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 24444.722500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 24444.722500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65790.373169                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65790.373169                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65790.373169                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65790.373169                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           779046                       # number of replacements
system.cpu2.icache.tags.tagsinuse            9.536049                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10510179                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           779062                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.490812                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      68914082000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     9.536049                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.596003                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.596003                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         91646566                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        91646566                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     10510179                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10510179                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     10510179                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10510179                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     10510179                       # number of overall hits
system.cpu2.icache.overall_hits::total       10510179                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       848259                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       848259                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       848259                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        848259                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       848259                       # number of overall misses
system.cpu2.icache.overall_misses::total       848259                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  42288190511                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  42288190511                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  42288190511                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  42288190511                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  42288190511                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  42288190511                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11358438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11358438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11358438                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11358438                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11358438                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11358438                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.074681                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.074681                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.074681                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.074681                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.074681                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.074681                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 49852.922882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49852.922882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 49852.922882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49852.922882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 49852.922882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49852.922882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          380                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    18.095238                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       779046                       # number of writebacks
system.cpu2.icache.writebacks::total           779046                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        69197                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        69197                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        69197                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        69197                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        69197                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        69197                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       779062                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       779062                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       779062                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       779062                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       779062                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       779062                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  38916362529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  38916362529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  38916362529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  38916362529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  38916362529                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  38916362529                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.068589                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.068589                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.068589                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.068589                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.068589                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.068589                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 49952.843970                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49952.843970                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 49952.843970                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49952.843970                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 49952.843970                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49952.843970                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               13913069                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          7869568                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           361467                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7663806                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6642092                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.668321                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1944553                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39838                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         452827                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            450987                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            1840                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         3208                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       101666209                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          30631545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      80263931                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   13913069                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9037632                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     53901552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 729403                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        91                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 648                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        10515                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles        25128                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11363825                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               169482                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          84934180                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.066777                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.949319                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35625175     41.94%     41.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8012144      9.43%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                41296861     48.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            84934180                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.136850                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.789485                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                27843053                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10565303                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36492967                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              9697035                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                335822                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4234005                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                29045                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              89605581                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                50839                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                335822                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                29976938                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1817495                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        632529                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 44007065                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8164331                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              89254227                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6077431                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                108645                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 43218                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          113673419                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            415053483                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       115776773                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102577285                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                11096129                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             13142                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7732                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  8735654                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11157765                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6681191                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4467591                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1900593                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  88547438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15868                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83017269                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           871180                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        6835551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     26250639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           412                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     84934180                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.977431                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.643540                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           18567593     21.86%     21.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           49715905     58.53%     80.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16650682     19.60%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       84934180                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               48737077     94.91%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     4      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1921283      3.74%     98.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               693159      1.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             65071488     78.38%     78.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              480856      0.58%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10957387     13.20%     92.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6502132      7.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83017269                       # Type of FU issued
system.cpu3.iq.rate                          0.816567                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   51351523                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.618564                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         303191420                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         95400354                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82772806                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             134368792                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1725735                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       541723                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1818                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       285118                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        65904                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        16195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                335822                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1593261                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               196489                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           88563591                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            64287                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11157765                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6681191                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7702                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 13465                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               126586                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1818                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        172297                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       177546                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              349843                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82892870                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10929376                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           124398                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          285                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17421261                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12636897                       # Number of branches executed
system.cpu3.iew.exec_stores                   6491885                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.815343                       # Inst execution rate
system.cpu3.iew.wb_sent                      82781223                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82772806                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 59781346                       # num instructions producing a value
system.cpu3.iew.wb_consumers                140576909                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.814162                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.425257                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        6836711                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          15456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           332588                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     83919769                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.973880                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.037824                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     22677279     27.02%     27.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50946032     60.71%     87.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6214477      7.41%     95.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1836834      2.19%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       767941      0.92%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       101998      0.12%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       456356      0.54%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       828439      0.99%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        90413      0.11%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     83919769                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72328714                       # Number of instructions committed
system.cpu3.commit.committedOps              81727755                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      17012115                       # Number of memory references committed
system.cpu3.commit.loads                     10616042                       # Number of loads committed
system.cpu3.commit.membars                       7994                       # Number of memory barriers committed
system.cpu3.commit.branches                  12533252                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74733319                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327444                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64244609     78.61%     78.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10616042     12.99%     92.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6396073      7.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81727755                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                90413                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   172369805                       # The number of ROB reads
system.cpu3.rob.rob_writes                  178143640                       # The number of ROB writes
system.cpu3.timesIdled                         663956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                       16732029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    68913583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72328714                       # Number of Instructions Simulated
system.cpu3.committedOps                     81727755                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.405613                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.405613                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.711433                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.711433                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98456660                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59393579                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284613016                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                43016194                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17146655                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 12861                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           143232                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.534750                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14966037                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           143248                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           104.476412                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      68914748000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.534750                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.595922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.595922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121563019                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121563019                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8615603                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8615603                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6341098                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6341098                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         3952                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3952                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4442                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4442                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     14956701                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14956701                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     14956701                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14956701                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       162254                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       162254                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        47310                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        47310                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1802                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1802                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          831                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          831                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       209564                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        209564                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       209564                       # number of overall misses
system.cpu3.dcache.overall_misses::total       209564                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   9925470000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9925470000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   4101097448                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4101097448                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     87639000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     87639000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     17283982                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17283982                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      8888000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      8888000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  14026567448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14026567448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  14026567448                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14026567448                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8777857                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8777857                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6388408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6388408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5273                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5273                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15166265                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15166265                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15166265                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15166265                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018484                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018484                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.007406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007406                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.313173                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.313173                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.157595                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.157595                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.013818                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013818                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013818                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013818                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 61172.421019                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61172.421019                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 86685.636187                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86685.636187                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 48634.295228                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 48634.295228                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 20799.015644                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20799.015644                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 66932.142200                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66932.142200                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 66932.142200                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66932.142200                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       227940                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             6056                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    37.638705                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        38364                       # number of writebacks
system.cpu3.dcache.writebacks::total            38364                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        43053                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        43053                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        22527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        22527                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         1274                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1274                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        65580                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        65580                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        65580                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        65580                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       119201                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119201                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        24783                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        24783                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          528                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          528                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          831                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          831                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       143984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       143984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       143984                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       143984                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   7237486000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7237486000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2121274917                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2121274917                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     12998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     16045308                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16045308                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      8464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      8464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   9358760917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9358760917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   9358760917                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9358760917                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013580                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013580                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.003879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.091762                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.091762                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.157595                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157595                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009494                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009494                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.009494                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009494                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 60716.655062                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 60716.655062                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 85593.952185                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85593.952185                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 24617.424242                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24617.424242                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 19308.433213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19308.433213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 64998.617326                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64998.617326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 64998.617326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64998.617326                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           779000                       # number of replacements
system.cpu3.icache.tags.tagsinuse            9.536023                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10514159                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           779016                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            13.496718                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      68914360000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     9.536023                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.596001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.596001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         91689360                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        91689360                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     10514159                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10514159                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     10514159                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10514159                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     10514159                       # number of overall hits
system.cpu3.icache.overall_hits::total       10514159                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       849634                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       849634                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       849634                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        849634                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       849634                       # number of overall misses
system.cpu3.icache.overall_misses::total       849634                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  42334714897                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  42334714897                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  42334714897                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  42334714897                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  42334714897                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  42334714897                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11363793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11363793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11363793                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11363793                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11363793                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11363793                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.074767                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.074767                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.074767                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.074767                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.074767                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.074767                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 49827.001858                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49827.001858                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 49827.001858                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49827.001858                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 49827.001858                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49827.001858                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.785714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       779000                       # number of writebacks
system.cpu3.icache.writebacks::total           779000                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        70618                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        70618                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        70618                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        70618                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        70618                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        70618                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       779016                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       779016                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       779016                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       779016                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       779016                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       779016                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  38945057897                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  38945057897                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  38945057897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  38945057897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  38945057897                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  38945057897                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.068552                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.068552                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.068552                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.068552                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.068552                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.068552                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 49992.629031                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49992.629031                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 49992.629031                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49992.629031                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 49992.629031                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49992.629031                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               25019710                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         18588416                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           412706                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            13394761                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12310151                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.902730                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2076047                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39956                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         534118                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            532394                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            1724                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3179                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                       101665927                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          29686199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     123781405                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   25019710                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          14918592                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     52366789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 921835                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                1197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles        19035                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles        13110                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12258468                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               191809                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          82547247                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.627027                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.369579                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                31795066     38.52%     38.52% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3169118      3.84%     42.36% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11611743     14.07%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                35971320     43.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            82547247                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.246097                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.217531                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                28649241                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              5661648                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 45697829                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2106493                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                432036                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4345499                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                29039                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             130459021                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                68847                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                432036                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                29884685                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1548752                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1891455                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 46547949                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2242370                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             129677004                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents               1109896                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                198699                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                 30329                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          188041985                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            601115641                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       160328315                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            172519565                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                15522417                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             58396                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         52992                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4098867                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16506944                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6812892                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1705857                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1432275                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 128290923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             106265                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                122897902                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           757185                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        8354142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     26642320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           437                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     82547247                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.488819                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.062498                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           21601693     26.17%     26.17% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13672136     16.56%     42.73% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           32594488     39.49%     82.22% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14678930     17.78%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       82547247                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               26597632     80.70%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    34      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4255279     12.91%     93.61% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2104491      6.39%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             99267908     80.77%     80.77% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              477415      0.39%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.17% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.17% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.17% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16427016     13.37%     94.53% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6720157      5.47%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             122897902                       # Type of FU issued
system.cpu4.iq.rate                          1.208841                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   32957436                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.268169                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         362057670                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        136752725                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    122417562                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             155855338                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1912605                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       849659                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1703                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       194261                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads       117767                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked        15859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                432036                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1363320                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               177225                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          128397675                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           103413                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16506944                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6812892                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             52924                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 50879                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                80178                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1703                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        176537                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       228112                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              404649                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            122662221                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16386032                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           235679                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          487                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23089774                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                22409587                       # Number of branches executed
system.cpu4.iew.exec_stores                   6703742                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.206522                       # Inst execution rate
system.cpu4.iew.wb_sent                     122476608                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    122417562                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 83879674                       # num instructions producing a value
system.cpu4.iew.wb_consumers                178993355                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.204116                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.468619                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        8355466                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         105828                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           383825                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     81298993                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.476563                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.860324                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     25020022     30.78%     30.78% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     34192278     42.06%     72.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8273509     10.18%     83.01% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3026668      3.72%     86.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      4983360      6.13%     92.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       515880      0.63%     93.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       938959      1.15%     94.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2709384      3.33%     97.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1638933      2.02%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     81298993                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           110332041                       # Number of instructions committed
system.cpu4.commit.committedOps             120043046                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22275916                       # Number of memory references committed
system.cpu4.commit.loads                     15657285                       # Number of loads committed
system.cpu4.commit.membars                      53124                       # Number of memory barriers committed
system.cpu4.commit.branches                  22081382                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                103676886                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2415802                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        97296120     81.05%     81.05% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.39%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15657285     13.04%     94.49% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6618631      5.51%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        120043046                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1638933                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   207447904                       # The number of ROB reads
system.cpu4.rob.rob_writes                  258046357                       # The number of ROB writes
system.cpu4.timesIdled                         712082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                       19118680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    68913871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  110332041                       # Number of Instructions Simulated
system.cpu4.committedOps                    120043046                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.921454                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.921454                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.085241                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.085241                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               142549510                       # number of integer regfile reads
system.cpu4.int_regfile_writes               75395330                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                420065722                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                98966197                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23057589                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13256                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements           143799                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            9.419181                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           20402672                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           143815                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           141.867483                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      68914946000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     9.419181                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.588699                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.588699                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        165090402                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       165090402                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     13831291                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13831291                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6562007                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6562007                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         3911                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         3911                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4472                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4472                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     20393298                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20393298                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     20393298                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20393298                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       164615                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       164615                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        48900                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        48900                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         1953                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1953                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          907                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          907                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       213515                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        213515                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       213515                       # number of overall misses
system.cpu4.dcache.overall_misses::total       213515                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   9171726000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9171726000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3190851616                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3190851616                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     61748000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     61748000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     16204000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     16204000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     11321000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     11321000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  12362577616                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12362577616                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  12362577616                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12362577616                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     13995906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     13995906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6610907                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6610907                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5379                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5379                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     20606813                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20606813                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     20606813                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20606813                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.011762                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.011762                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.007397                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.007397                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.333049                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.333049                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.168619                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.168619                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.010361                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.010361                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.010361                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.010361                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 55716.222701                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 55716.222701                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 65252.589284                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65252.589284                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 31616.999488                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 31616.999488                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 17865.490628                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 17865.490628                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 57900.276870                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 57900.276870                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 57900.276870                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 57900.276870                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs       143827                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs             6016                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    23.907414                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks        38423                       # number of writebacks
system.cpu4.dcache.writebacks::total            38423                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        44007                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        44007                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        24288                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        24288                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data         1431                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         1431                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        68295                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        68295                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        68295                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        68295                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       120608                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       120608                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        24612                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        24612                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          522                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          522                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          907                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          907                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       145220                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       145220                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       145220                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       145220                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   6571909000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6571909000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1645579575                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1645579575                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data     14729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     14729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     14884947                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     14884947                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     10825000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     10825000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   8217488575                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8217488575                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   8217488575                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8217488575                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.003723                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.003723                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.089018                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.089018                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.168619                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.168619                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.007047                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.007047                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.007047                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.007047                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 54489.826546                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 54489.826546                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 66860.863603                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66860.863603                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 28216.475096                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28216.475096                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 16411.187431                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 16411.187431                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 56586.479652                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 56586.479652                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 56586.479652                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 56586.479652                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           778747                       # number of replacements
system.cpu4.icache.tags.tagsinuse            9.535994                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11406156                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           778763                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            14.646505                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      68914668000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     9.535994                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.596000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.596000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         98845780                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        98845780                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     11406156                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11406156                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     11406156                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11406156                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     11406156                       # number of overall hits
system.cpu4.icache.overall_hits::total       11406156                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       852221                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       852221                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       852221                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        852221                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       852221                       # number of overall misses
system.cpu4.icache.overall_misses::total       852221                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst  43243687263                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  43243687263                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst  43243687263                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  43243687263                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst  43243687263                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  43243687263                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12258377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12258377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12258377                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12258377                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12258377                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12258377                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.069522                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.069522                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.069522                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.069522                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.069522                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.069522                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 50742.339444                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 50742.339444                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 50742.339444                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 50742.339444                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 50742.339444                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 50742.339444                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          716                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    26.518519                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       778747                       # number of writebacks
system.cpu4.icache.writebacks::total           778747                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        73457                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        73457                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        73457                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        73457                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        73457                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        73457                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       778764                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       778764                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       778764                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       778764                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       778764                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       778764                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst  39288673264                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total  39288673264                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst  39288673264                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total  39288673264                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst  39288673264                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total  39288673264                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.063529                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.063529                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.063529                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.063529                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.063529                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.063529                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 50450.037834                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 50450.037834                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 50450.037834                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 50450.037834                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 50450.037834                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 50450.037834                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               24894541                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         18387524                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           421519                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13525933                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12251124                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            90.575075                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2097203                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             41232                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         540852                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            537959                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2893                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3219                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                       101665652                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          29798110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     123529346                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   24894541                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          14886286                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     52273398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 937303                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                1284                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles        11920                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles        13111                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12372952                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               201397                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          82566474                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.624868                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.370219                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                31878489     38.61%     38.61% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3170005      3.84%     42.45% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11564305     14.01%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                35953675     43.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            82566474                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.244867                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.215055                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                28754000                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              5586244                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 45713219                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2073223                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                439788                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4396176                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                29035                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             130356167                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                68849                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                439788                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                29969510                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1569481                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1845142                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 46549720                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2192833                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             129571450                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents               1087521                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                204796                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                 18437                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          187296354                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            600670511                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       160355397                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            171530232                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                15766118                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             57010                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         51622                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  4011565                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16485740                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6873955                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads          1777429                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1477275                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 128149527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             103709                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                122635989                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           754120                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        8567564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     27217755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     82566474                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.485300                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.061655                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           21640451     26.21%     26.21% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13794511     16.71%     42.92% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           32553058     39.43%     82.34% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14578454     17.66%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       82566474                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               26267863     80.35%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    58      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.35% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4302759     13.16%     93.51% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2120182      6.49%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             98978858     80.71%     80.71% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              477574      0.39%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16398830     13.37%     94.48% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6775321      5.52%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             122635989                       # Type of FU issued
system.cpu5.iq.rate                          1.206268                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   32690862                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.266568                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         361283432                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        136822240                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    122155478                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             155326851                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1927305                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       850878                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1698                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       224937                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads       113994                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked        16435                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                439788                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1399330                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               161869                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          128253657                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           103551                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16485740                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6873955                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             51556                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 51440                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                64580                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1698                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        177965                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       235930                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              413895                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            122397406                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16357579                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           238581                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          421                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23114925                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22289040                       # Number of branches executed
system.cpu5.iew.exec_stores                   6757346                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.203921                       # Inst execution rate
system.cpu5.iew.wb_sent                     122213496                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    122155478                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 83561325                       # num instructions producing a value
system.cpu5.iew.wb_consumers                178228114                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.201541                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.468845                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        8568607                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         103344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           392656                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     81290340                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.472323                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.854875                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     25090652     30.87%     30.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34105788     41.96%     72.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8326200     10.24%     83.06% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3058353      3.76%     86.83% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      4946968      6.09%     92.91% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       521802      0.64%     93.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       953676      1.17%     94.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2661721      3.27%     98.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1625180      2.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     81290340                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           109924780                       # Number of instructions committed
system.cpu5.commit.committedOps             119685672                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22283880                       # Number of memory references committed
system.cpu5.commit.loads                     15634862                       # Number of loads committed
system.cpu5.commit.membars                      51999                       # Number of memory barriers committed
system.cpu5.commit.branches                  21944665                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                103516266                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2442513                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        96931184     80.99%     80.99% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.39%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15634862     13.06%     94.44% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6649018      5.56%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        119685672                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1625180                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   207323292                       # The number of ROB reads
system.cpu5.rob.rob_writes                  257785870                       # The number of ROB writes
system.cpu5.timesIdled                         712508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                       19099178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    68914155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  109924780                       # Number of Instructions Simulated
system.cpu5.committedOps                    119685672                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.924866                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.924866                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.081238                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.081238                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               142252999                       # number of integer regfile reads
system.cpu5.int_regfile_writes               75485926                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                419267000                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                97950712                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23076875                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12220                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements           142998                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            9.529891                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20390678                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           143014                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           142.578195                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      68915285000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     9.529891                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.595618                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.595618                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        165014007                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       165014007                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     13791501                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13791501                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6590027                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6590027                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         3831                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         3831                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4459                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4459                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20381528                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20381528                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20381528                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20381528                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       164834                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       164834                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        51438                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        51438                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1766                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1766                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          773                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          773                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       216272                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        216272                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       216272                       # number of overall misses
system.cpu5.dcache.overall_misses::total       216272                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   9144489000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9144489000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   3384180940                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3384180940                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     48179000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     48179000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     14252000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     14252000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      6806000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      6806000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  12528669940                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12528669940                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  12528669940                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12528669940                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     13956335                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     13956335                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6641465                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6641465                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5232                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5232                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20597800                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20597800                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20597800                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20597800                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.011811                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.011811                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.007745                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007745                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.315526                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.315526                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.147745                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.147745                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.010500                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.010500                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.010500                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.010500                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 55476.958637                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 55476.958637                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 65791.456511                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 65791.456511                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 27281.426954                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 27281.426954                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 18437.257439                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 18437.257439                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 57930.152493                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 57930.152493                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 57930.152493                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 57930.152493                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs       143445                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs             5752                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    24.938282                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        38270                       # number of writebacks
system.cpu5.dcache.writebacks::total            38270                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        45198                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        45198                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        26609                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        26609                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data         1388                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         1388                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        71807                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        71807                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        71807                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        71807                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       119636                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       119636                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        24829                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        24829                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          378                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          378                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          773                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          773                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       144465                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       144465                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       144465                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       144465                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   6499260000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6499260000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   1697245312                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1697245312                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data     10032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     10032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     13027308                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     13027308                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      6484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      6484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   8196505312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8196505312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   8196505312                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8196505312                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.003738                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.003738                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.067536                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.067536                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.147745                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.147745                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.007014                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.007014                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.007014                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.007014                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 54325.286703                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 54325.286703                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 68357.376938                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68357.376938                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 26539.682540                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26539.682540                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 16852.921087                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 16852.921087                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 56736.962669                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 56736.962669                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 56736.962669                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 56736.962669                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           779643                       # number of replacements
system.cpu5.icache.tags.tagsinuse            9.535968                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           11518652                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           779659                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            14.773961                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      68914961000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     9.535968                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.595998                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.595998                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         99762507                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        99762507                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     11518652                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11518652                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     11518652                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11518652                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     11518652                       # number of overall hits
system.cpu5.icache.overall_hits::total       11518652                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       854204                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       854204                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       854204                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        854204                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       854204                       # number of overall misses
system.cpu5.icache.overall_misses::total       854204                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst  43286625896                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total  43286625896                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst  43286625896                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total  43286625896                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst  43286625896                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total  43286625896                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12372856                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12372856                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12372856                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12372856                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12372856                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12372856                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.069039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.069039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.069039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.069039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.069039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.069039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 50674.810579                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 50674.810579                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 50674.810579                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 50674.810579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 50674.810579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 50674.810579                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          502                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    23.904762                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       779643                       # number of writebacks
system.cpu5.icache.writebacks::total           779643                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        74545                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        74545                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        74545                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        74545                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        74545                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        74545                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       779659                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       779659                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       779659                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       779659                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       779659                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       779659                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst  39302015569                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total  39302015569                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst  39302015569                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total  39302015569                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst  39302015569                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total  39302015569                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.063014                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.063014                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.063014                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.063014                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.063014                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.063014                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 50409.237332                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 50409.237332                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 50409.237332                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 50409.237332                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 50409.237332                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 50409.237332                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               24917116                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         18445992                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           417778                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13344779                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12255069                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.834185                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2086074                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             41751                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         538053                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            535163                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            2890                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3277                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                       101665315                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          29795864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     123484613                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   24917116                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          14876306                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     52266574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 931327                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.TlbCycles                       407                       # Number of cycles fetch has spent waiting for tlb
system.cpu6.fetch.MiscStallCycles                1193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles        30987                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles        14411                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12314560                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               196800                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu6.fetch.rateDist::samples          82575099                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.623520                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.370366                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                31919424     38.66%     38.66% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3171670      3.84%     42.50% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11561399     14.00%     56.50% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                35922606     43.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            82575099                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.245090                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.214619                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                28731330                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              5669612                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 45652378                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2085131                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                436648                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4371870                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                29190                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             130238296                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                69048                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                436648                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                29954248                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1564536                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1923429                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 46493832                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2202406                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             129453751                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents               1096319                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                199510                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                 17793                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          187342115                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            600089090                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       160148791                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            171676399                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                15665713                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             58821                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         53418                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4042234                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16475545                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6846735                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads          1713280                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1465102                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 128046570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             106241                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                122578699                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           761281                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        8475747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     26997057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           725                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     82575099                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.484451                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.062274                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           21697845     26.28%     26.28% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13755998     16.66%     42.94% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           32541067     39.41%     82.34% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14580189     17.66%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       82575099                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               26321040     80.44%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    26      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4292140     13.12%     93.56% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2106159      6.44%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             98958987     80.73%     80.73% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              477222      0.39%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.12% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16385409     13.37%     94.49% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6751675      5.51%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             122578699                       # Type of FU issued
system.cpu6.iq.rate                          1.205708                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   32719365                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.266925                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         361213141                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        136629954                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    122098108                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             155298064                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1910950                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       854636                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1589                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       210881                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads       113371                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked        16927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                436648                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1383133                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               172666                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          128153389                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           103543                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16475545                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6846735                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             53294                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 50928                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                75522                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1589                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        178691                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       231267                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              409958                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            122340230                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16343302                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           238467                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          578                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23077425                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22303145                       # Number of branches executed
system.cpu6.iew.exec_stores                   6734123                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.203363                       # Inst execution rate
system.cpu6.iew.wb_sent                     122156978                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    122098108                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 83567422                       # num instructions producing a value
system.cpu6.iew.wb_consumers                178267866                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.200981                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.468774                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        8476709                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         105516                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           388763                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     81309252                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.471875                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.855922                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     25132191     30.91%     30.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34106648     41.95%     72.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8308469     10.22%     83.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3041293      3.74%     86.81% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      4951213      6.09%     92.90% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       514758      0.63%     93.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       956060      1.18%     94.71% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2674363      3.29%     98.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1624257      2.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     81309252                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           109943134                       # Number of instructions committed
system.cpu6.commit.committedOps             119677064                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22256763                       # Number of memory references committed
system.cpu6.commit.loads                     15620909                       # Number of loads committed
system.cpu6.commit.membars                      52675                       # Number of memory barriers committed
system.cpu6.commit.branches                  21967226                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                103452890                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2427942                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        96949273     81.01%     81.01% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.39%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15620909     13.05%     94.46% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6635854      5.54%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        119677064                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1624257                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   207232351                       # The number of ROB reads
system.cpu6.rob.rob_writes                  257574409                       # The number of ROB writes
system.cpu6.timesIdled                         713007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                       19090216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    68914472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  109943134                       # Number of Instructions Simulated
system.cpu6.committedOps                    119677064                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.924708                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.924708                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.081422                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.081422                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               142183147                       # number of integer regfile reads
system.cpu6.int_regfile_writes               75356557                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                419015036                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                98193534                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23048332                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 15520                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements           142791                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            9.417843                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20380841                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           142807                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           142.715980                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      68915645000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     9.417843                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.588615                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.588615                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        164926275                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       164926275                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     13792091                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       13792091                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6578043                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6578043                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         4250                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         4250                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4098                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4098                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20370134                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20370134                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20370134                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20370134                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       165668                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       165668                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        49525                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        49525                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         2186                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2186                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1633                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1633                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       215193                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        215193                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       215193                       # number of overall misses
system.cpu6.dcache.overall_misses::total       215193                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   9226517000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9226517000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   3228787345                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3228787345                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     69542000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     69542000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     31432000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     31432000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data     14410000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     14410000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  12455304345                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12455304345                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  12455304345                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12455304345                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     13957759                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     13957759                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6627568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6627568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         6436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         6436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5731                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5731                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20585327                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20585327                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20585327                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20585327                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.011869                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011869                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.007473                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007473                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.339652                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.339652                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.284942                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.284942                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.010454                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.010454                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.010454                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.010454                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 55692.813338                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 55692.813338                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 65195.100353                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65195.100353                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 31812.442818                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 31812.442818                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 19248.009798                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 19248.009798                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 57879.690998                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 57879.690998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 57879.690998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 57879.690998                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       148990                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             5981                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    24.910550                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks        38454                       # number of writebacks
system.cpu6.dcache.writebacks::total            38454                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        45103                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        45103                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        24284                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        24284                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data         1457                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         1457                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        69387                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        69387                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        69387                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        69387                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       120565                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       120565                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        25241                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        25241                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          729                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          729                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1633                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1633                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       145806                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       145806                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       145806                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       145806                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   6564614000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6564614000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   1694408032                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1694408032                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data     18883000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     18883000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     28837573                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     28837573                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data     13736000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     13736000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   8259022032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8259022032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   8259022032                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8259022032                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.008638                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008638                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.003808                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.003808                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.113269                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.113269                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.284942                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.284942                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.007083                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.007083                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.007083                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.007083                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 54448.753784                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 54448.753784                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 67129.195832                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67129.195832                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 25902.606310                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25902.606310                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 17659.260870                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17659.260870                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 56643.910621                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 56643.910621                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 56643.910621                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 56643.910621                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           778960                       # number of replacements
system.cpu6.icache.tags.tagsinuse            9.535934                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           11461200                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           778976                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            14.713162                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      68915395000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     9.535934                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.595996                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.595996                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         99294618                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        99294618                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     11461200                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11461200                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     11461200                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11461200                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     11461200                       # number of overall hits
system.cpu6.icache.overall_hits::total       11461200                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       853255                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       853255                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       853255                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        853255                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       853255                       # number of overall misses
system.cpu6.icache.overall_misses::total       853255                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst  43285817547                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total  43285817547                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst  43285817547                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total  43285817547                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst  43285817547                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total  43285817547                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12314455                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12314455                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12314455                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12314455                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12314455                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12314455                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.069289                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.069289                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.069289                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.069289                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.069289                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.069289                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 50730.224314                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 50730.224314                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 50730.224314                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 50730.224314                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 50730.224314                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 50730.224314                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          749                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    24.966667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       778960                       # number of writebacks
system.cpu6.icache.writebacks::total           778960                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        74277                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        74277                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        74277                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        74277                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        74277                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        74277                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       778978                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       778978                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       778978                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       778978                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       778978                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       778978                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst  39308646549                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total  39308646549                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst  39308646549                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total  39308646549                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst  39308646549                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total  39308646549                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.063257                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.063257                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.063257                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.063257                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.063257                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.063257                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 50461.818625                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 50461.818625                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 50461.818625                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 50461.818625                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 50461.818625                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 50461.818625                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               35803310                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         30687846                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           352226                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            18778447                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               17915390                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            95.404002                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1684765                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26589                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         508108                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            506384                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            1724                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2299                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                       101665054                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          21779127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     157908958                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   35803310                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          20106539                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     65889209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 921861                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                1218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         8216                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles        13300                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  9943015                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               128185                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          88152000                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.878538                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.285516                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                25273261     28.67%     28.67% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 3021899      3.43%     32.10% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                16995506     19.28%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                42861334     48.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            88152000                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.352169                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.553228                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                21595520                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              9147459                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 52914017                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              4053882                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                441122                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3193877                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19973                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             157933989                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                47365                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                441122                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                23859637                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1616429                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       3489834                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 54690179                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              4054799                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             156877358                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               2026570                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                132225                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                  5867                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          254075042                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            725109649                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       185087690                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            232876870                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                21198161                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            116569                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        112981                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  8110799                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            20180284                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4911120                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads          1356923                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          971312                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 155349289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             224967                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                147925641                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1110422                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10980613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     36164819                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           755                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     88152000                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.678075                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.021627                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           18206804     20.65%     20.65% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1           10139675     11.50%     32.16% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           41630597     47.23%     79.38% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           18174924     20.62%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       88152000                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               44382058     90.29%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    24      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     90.29% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3220712      6.55%     96.84% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1551033      3.16%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            122622310     82.89%     82.89% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              318199      0.22%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.11% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            20128007     13.61%     96.72% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4853521      3.28%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             147925641                       # Type of FU issued
system.cpu7.iq.rate                          1.455029                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   49153827                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.332287                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         434267530                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        166555836                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    147525192                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             197079468                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1269585                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1249750                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         1040                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       120039                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        78082                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked        11432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                441122                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1515043                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                95479                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          155574551                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            70008                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             20180284                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4911120                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            112874                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 33495                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                31446                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          1040                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        117302                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       229214                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              346516                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            147766317                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             20100187                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           159323                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          295                       # number of nop insts executed
system.cpu7.iew.exec_refs                    24943063                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                31256700                       # Number of branches executed
system.cpu7.iew.exec_stores                   4842876                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.453462                       # Inst execution rate
system.cpu7.iew.wb_sent                     147641124                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    147525192                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                103556788                       # num instructions producing a value
system.cpu7.iew.wb_consumers                213316959                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.451090                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.485460                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10981010                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         224212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           332418                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     86565860                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.670331                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.994382                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     20721450     23.94%     23.94% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     42700705     49.33%     73.26% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5894538      6.81%     80.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2167768      2.50%     82.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      7196881      8.31%     90.89% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       496241      0.57%     91.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       630681      0.73%     92.19% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      5513025      6.37%     98.56% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1244571      1.44%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     86565860                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           137594206                       # Number of instructions committed
system.cpu7.commit.committedOps             144593643                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      23721615                       # Number of memory references committed
system.cpu7.commit.loads                     18930534                       # Number of loads committed
system.cpu7.commit.membars                     111824                       # Number of memory barriers committed
system.cpu7.commit.branches                  30813081                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                117886165                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1758498                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       120558034     83.38%     83.38% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.21%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.59% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       18930534     13.09%     96.69% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4791081      3.31%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        144593643                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1244571                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   239493992                       # The number of ROB reads
system.cpu7.rob.rob_writes                  312736148                       # The number of ROB writes
system.cpu7.timesIdled                         475735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                       13513054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    68914740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  137594206                       # Number of Instructions Simulated
system.cpu7.committedOps                    144593643                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.738876                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.738876                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.353407                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.353407                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               168153748                       # number of integer regfile reads
system.cpu7.int_regfile_writes               76630745                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                505534170                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               159434062                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               25460914                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 11951                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            95170                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            9.223761                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           23157510                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            95186                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           243.286933                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      68915878000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     9.223761                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.576485                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.576485                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        186541677                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       186541677                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     18400074                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       18400074                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4749323                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4749323                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3160                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3160                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2689                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2689                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     23149397                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        23149397                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     23149397                       # number of overall hits
system.cpu7.dcache.overall_hits::total       23149397                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       111174                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       111174                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        35834                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        35834                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         1659                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1659                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1415                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1415                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       147008                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        147008                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       147008                       # number of overall misses
system.cpu7.dcache.overall_misses::total       147008                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   6126904000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6126904000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   2246266516                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2246266516                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     48806000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     48806000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     27919000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     27919000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data     13406000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     13406000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   8373170516                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8373170516                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   8373170516                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8373170516                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     18511248                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18511248                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4785157                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4785157                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         4104                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         4104                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     23296405                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     23296405                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     23296405                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     23296405                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.006006                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.006006                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.007489                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007489                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.344786                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.344786                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.006310                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006310                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.006310                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006310                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 55110.943206                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 55110.943206                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 62685.341184                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 62685.341184                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 29418.927064                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 29418.927064                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 19730.742049                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 19730.742049                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 56957.243932                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 56957.243932                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 56957.243932                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 56957.243932                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs        85616                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs             3914                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    21.874297                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks        25639                       # number of writebacks
system.cpu7.dcache.writebacks::total            25639                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        29773                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        29773                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        18442                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        18442                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data         1044                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         1044                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        48215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        48215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        48215                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        48215                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        81401                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        81401                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        17392                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        17392                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          615                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          615                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1415                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1415                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        98793                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        98793                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        98793                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        98793                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   4351304000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4351304000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   1100187006                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1100187006                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     16594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     16594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     25676325                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     25676325                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data     12818000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     12818000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   5451491006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5451491006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   5451491006                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5451491006                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.004397                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004397                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.003635                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.127620                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.127620                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.344786                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.344786                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.004241                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004241                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.004241                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004241                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 53455.166398                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 53455.166398                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 63258.222516                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 63258.222516                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 26982.113821                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26982.113821                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 18145.812721                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 18145.812721                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 55180.944055                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 55180.944055                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 55180.944055                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 55180.944055                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           520225                       # number of replacements
system.cpu7.icache.tags.tagsinuse            9.535906                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9372764                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           520241                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            18.016196                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      68915637000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     9.535906                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.595994                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.595994                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         80063497                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        80063497                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9372764                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9372764                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9372764                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9372764                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9372764                       # number of overall hits
system.cpu7.icache.overall_hits::total        9372764                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       570143                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       570143                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       570143                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        570143                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       570143                       # number of overall misses
system.cpu7.icache.overall_misses::total       570143                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst  29881613801                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total  29881613801                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst  29881613801                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total  29881613801                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst  29881613801                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total  29881613801                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9942907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9942907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9942907                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9942907                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9942907                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9942907                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.057342                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.057342                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.057342                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.057342                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.057342                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.057342                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 52410.735203                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 52410.735203                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 52410.735203                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 52410.735203                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 52410.735203                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 52410.735203                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          618                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    28.090909                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       520225                       # number of writebacks
system.cpu7.icache.writebacks::total           520225                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst        49902                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total        49902                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst        49902                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total        49902                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst        49902                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total        49902                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       520241                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       520241                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       520241                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       520241                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       520241                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       520241                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst  27124964801                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total  27124964801                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst  27124964801                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total  27124964801                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst  27124964801                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total  27124964801                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.052323                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.052323                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.052323                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.052323                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.052323                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.052323                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 52139.229321                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 52139.229321                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 52139.229321                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 52139.229321                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 52139.229321                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 52139.229321                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests      21621470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8414887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      6318398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 170579785000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8495624                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate          103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       425035                       # Transaction distribution
system.membus.trans_dist::WritebackClean      7274290                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1056599                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3286                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7954                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7142                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1993                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         1993                       # Transaction distribution
system.membus.trans_dist::ReadExReq            278957                       # Transaction distribution
system.membus.trans_dist::ReadExResp           278957                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        7274422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1221306                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port      6247706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port      1593079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port      2328365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port       429478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port      2337170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port       431251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port      2337032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port       431792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port      2336274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port       434155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port      2338961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port       431621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port      2336908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port       433562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port      1560707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port       291008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26299069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port    266568384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port     44660288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port     99343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port     11582144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port     99718912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port     11548160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port     99713024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port     11619904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port     99680640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port     11655168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port     99795328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port     11600448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port     99707520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port     11587456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port     66589824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port      7720896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1053091328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28592                       # Total snoops (count)
system.membus.snoopTraffic                    1372800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11365088                       # Request fanout histogram
system.membus.snoop_fanout::mean             1.094437                       # Request fanout histogram
system.membus.snoop_fanout::stdev            1.775679                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6889284     60.62%     60.62% # Request fanout histogram
system.membus.snoop_fanout::1                 1530202     13.46%     74.08% # Request fanout histogram
system.membus.snoop_fanout::2                  914827      8.05%     82.13% # Request fanout histogram
system.membus.snoop_fanout::3                  675411      5.94%     88.07% # Request fanout histogram
system.membus.snoop_fanout::4                  419996      3.70%     91.77% # Request fanout histogram
system.membus.snoop_fanout::5                  422235      3.72%     95.49% # Request fanout histogram
system.membus.snoop_fanout::6                  344843      3.03%     98.52% # Request fanout histogram
system.membus.snoop_fanout::7                  162847      1.43%     99.95% # Request fanout histogram
system.membus.snoop_fanout::8                    1337      0.01%     99.96% # Request fanout histogram
system.membus.snoop_fanout::9                    1651      0.01%     99.98% # Request fanout histogram
system.membus.snoop_fanout::10                   1151      0.01%     99.99% # Request fanout histogram
system.membus.snoop_fanout::11                    835      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::12                    287      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::13                    126      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::14                     34      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::15                     22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total            11365088                       # Request fanout histogram
system.membus.reqLayer0.occupancy         54276581023                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10412870000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2664569694                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy         3880635000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy          718872060                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer9.occupancy         3895310000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy         727269534                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer13.occupancy        3895080000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             2.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy         723973252                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer17.occupancy        3893820999                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             2.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy         730375654                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer21.occupancy        3898295000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             2.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy         725412378                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer25.occupancy        3894890000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             2.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy         733093870                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer29.occupancy        2601205000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             1.5                       # Layer utilization (%)
system.membus.respLayer30.occupancy         496625447                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
