{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543892952256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543892952256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 01:09:12 2018 " "Processing started: Tue Dec 04 01:09:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543892952256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543892952256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Upsampling -c Upsampling " "Command: quartus_map --read_settings_files=on --write_settings_files=off Upsampling -c Upsampling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543892952256 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543892952729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file passador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Passador-Comportamento " "Found design unit 1: Passador-Comportamento" {  } { { "Passador.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Passador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Passador " "Found entity 1: Passador" {  } { { "Passador.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Passador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543892953230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543892953232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interpolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interpolador-behavioral " "Found design unit 1: Interpolador-behavioral" {  } { { "Interpolador.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Interpolador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interpolador " "Found entity 1: Interpolador" {  } { { "Interpolador.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Interpolador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543892953234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upsampling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upsampling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Upsampling-behavioral " "Found design unit 1: Upsampling-behavioral" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Upsampling " "Found entity 1: Upsampling" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543892953236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Upsampling " "Elaborating entity \"Upsampling\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543892953301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Upsampling.vhd(52) " "Verilog HDL or VHDL warning at Upsampling.vhd(52): object \"temp\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start Upsampling.vhd(98) " "VHDL Process Statement warning at Upsampling.vhd(98): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result1 Upsampling.vhd(107) " "VHDL Process Statement warning at Upsampling.vhd(107): signal \"result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 Upsampling.vhd(108) " "VHDL Process Statement warning at Upsampling.vhd(108): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxValido Upsampling.vhd(109) " "VHDL Process Statement warning at Upsampling.vhd(109): signal \"auxValido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxTrocaLinha Upsampling.vhd(110) " "VHDL Process Statement warning at Upsampling.vhd(110): signal \"auxTrocaLinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxInicioImagem Upsampling.vhd(116) " "VHDL Process Statement warning at Upsampling.vhd(116): signal \"auxInicioImagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxInicio Upsampling.vhd(89) " "VHDL Process Statement warning at Upsampling.vhd(89): inferring latch(es) for signal or variable \"auxInicio\", which holds its previous value in one or more paths through the process" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxInicio Upsampling.vhd(89) " "Inferred latch for \"auxInicio\" at Upsampling.vhd(89)" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543892953303 "|Upsampling"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:RegBank " "Elaborating entity \"Memory\" for hierarchy \"Memory:RegBank\"" {  } { { "Upsampling.vhd" "RegBank" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:RegBank\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:RegBank\|altsyncram:altsyncram_component\"" {  } { { "Memory.vhd" "altsyncram_component" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Memory.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:RegBank\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:RegBank\|altsyncram:altsyncram_component\"" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Memory.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:RegBank\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:RegBank\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953349 ""}  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Memory.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543892953349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7a1 " "Found entity 1: altsyncram_e7a1" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA-Prova-master/Upsampling/db/altsyncram_e7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543892953414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543892953414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7a1 Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated " "Elaborating entity \"altsyncram_e7a1\" for hierarchy \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interpolador Interpolador:Interpolador1 " "Elaborating entity \"Interpolador\" for hierarchy \"Interpolador:Interpolador1\"" {  } { { "Upsampling.vhd" "Interpolador1" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Passador Passador:Passador1 " "Elaborating entity \"Passador\" for hierarchy \"Passador:Passador1\"" {  } { { "Upsampling.vhd" "Passador1" { Text "D:/GitHub/SDA-Prova-master/Upsampling/Upsampling.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543892953447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543892954114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543892954114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543892954168 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543892954168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543892954168 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543892954168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543892954168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543892954187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 01:09:14 2018 " "Processing ended: Tue Dec 04 01:09:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543892954187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543892954187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543892954187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543892954187 ""}
