#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED__0__MASK EQU 0x10
LED__0__PC EQU CYREG_PRT5_PC4
LED__0__PORT EQU 5
LED__0__SHIFT EQU 4
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__MASK EQU 0x10
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SHIFT EQU 4
LED__SLW EQU CYREG_PRT5_SLW

/* Freq */
Freq_Sync_ctrl_reg__0__MASK EQU 0x01
Freq_Sync_ctrl_reg__0__POS EQU 0
Freq_Sync_ctrl_reg__1__MASK EQU 0x02
Freq_Sync_ctrl_reg__1__POS EQU 1
Freq_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Freq_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Freq_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Freq_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Freq_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Freq_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Freq_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Freq_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Freq_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Freq_Sync_ctrl_reg__2__MASK EQU 0x04
Freq_Sync_ctrl_reg__2__POS EQU 2
Freq_Sync_ctrl_reg__3__MASK EQU 0x08
Freq_Sync_ctrl_reg__3__POS EQU 3
Freq_Sync_ctrl_reg__4__MASK EQU 0x10
Freq_Sync_ctrl_reg__4__POS EQU 4
Freq_Sync_ctrl_reg__5__MASK EQU 0x20
Freq_Sync_ctrl_reg__5__POS EQU 5
Freq_Sync_ctrl_reg__6__MASK EQU 0x40
Freq_Sync_ctrl_reg__6__POS EQU 6
Freq_Sync_ctrl_reg__7__MASK EQU 0x80
Freq_Sync_ctrl_reg__7__POS EQU 7
Freq_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Freq_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Freq_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Freq_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Freq_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Freq_Sync_ctrl_reg__MASK EQU 0xFF
Freq_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Freq_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Freq_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* P1_05 */
P1_05__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
P1_05__0__MASK EQU 0x80
P1_05__0__PC EQU CYREG_PRT4_PC7
P1_05__0__PORT EQU 4
P1_05__0__SHIFT EQU 7
P1_05__AG EQU CYREG_PRT4_AG
P1_05__AMUX EQU CYREG_PRT4_AMUX
P1_05__BIE EQU CYREG_PRT4_BIE
P1_05__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_05__BYP EQU CYREG_PRT4_BYP
P1_05__CTL EQU CYREG_PRT4_CTL
P1_05__DM0 EQU CYREG_PRT4_DM0
P1_05__DM1 EQU CYREG_PRT4_DM1
P1_05__DM2 EQU CYREG_PRT4_DM2
P1_05__DR EQU CYREG_PRT4_DR
P1_05__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_05__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_05__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_05__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_05__MASK EQU 0x80
P1_05__PORT EQU 4
P1_05__PRT EQU CYREG_PRT4_PRT
P1_05__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_05__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_05__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_05__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_05__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_05__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_05__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_05__PS EQU CYREG_PRT4_PS
P1_05__SHIFT EQU 7
P1_05__SLW EQU CYREG_PRT4_SLW

/* P1_06 */
P1_06__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
P1_06__0__MASK EQU 0x40
P1_06__0__PC EQU CYREG_PRT4_PC6
P1_06__0__PORT EQU 4
P1_06__0__SHIFT EQU 6
P1_06__AG EQU CYREG_PRT4_AG
P1_06__AMUX EQU CYREG_PRT4_AMUX
P1_06__BIE EQU CYREG_PRT4_BIE
P1_06__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_06__BYP EQU CYREG_PRT4_BYP
P1_06__CTL EQU CYREG_PRT4_CTL
P1_06__DM0 EQU CYREG_PRT4_DM0
P1_06__DM1 EQU CYREG_PRT4_DM1
P1_06__DM2 EQU CYREG_PRT4_DM2
P1_06__DR EQU CYREG_PRT4_DR
P1_06__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_06__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_06__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_06__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_06__MASK EQU 0x40
P1_06__PORT EQU 4
P1_06__PRT EQU CYREG_PRT4_PRT
P1_06__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_06__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_06__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_06__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_06__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_06__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_06__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_06__PS EQU CYREG_PRT4_PS
P1_06__SHIFT EQU 6
P1_06__SLW EQU CYREG_PRT4_SLW

/* P1_07 */
P1_07__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
P1_07__0__MASK EQU 0x20
P1_07__0__PC EQU CYREG_PRT4_PC5
P1_07__0__PORT EQU 4
P1_07__0__SHIFT EQU 5
P1_07__AG EQU CYREG_PRT4_AG
P1_07__AMUX EQU CYREG_PRT4_AMUX
P1_07__BIE EQU CYREG_PRT4_BIE
P1_07__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_07__BYP EQU CYREG_PRT4_BYP
P1_07__CTL EQU CYREG_PRT4_CTL
P1_07__DM0 EQU CYREG_PRT4_DM0
P1_07__DM1 EQU CYREG_PRT4_DM1
P1_07__DM2 EQU CYREG_PRT4_DM2
P1_07__DR EQU CYREG_PRT4_DR
P1_07__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_07__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_07__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_07__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_07__MASK EQU 0x20
P1_07__PORT EQU 4
P1_07__PRT EQU CYREG_PRT4_PRT
P1_07__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_07__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_07__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_07__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_07__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_07__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_07__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_07__PS EQU CYREG_PRT4_PS
P1_07__SHIFT EQU 5
P1_07__SLW EQU CYREG_PRT4_SLW

/* P1_08 */
P1_08__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
P1_08__0__MASK EQU 0x10
P1_08__0__PC EQU CYREG_PRT4_PC4
P1_08__0__PORT EQU 4
P1_08__0__SHIFT EQU 4
P1_08__AG EQU CYREG_PRT4_AG
P1_08__AMUX EQU CYREG_PRT4_AMUX
P1_08__BIE EQU CYREG_PRT4_BIE
P1_08__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_08__BYP EQU CYREG_PRT4_BYP
P1_08__CTL EQU CYREG_PRT4_CTL
P1_08__DM0 EQU CYREG_PRT4_DM0
P1_08__DM1 EQU CYREG_PRT4_DM1
P1_08__DM2 EQU CYREG_PRT4_DM2
P1_08__DR EQU CYREG_PRT4_DR
P1_08__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_08__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_08__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_08__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_08__MASK EQU 0x10
P1_08__PORT EQU 4
P1_08__PRT EQU CYREG_PRT4_PRT
P1_08__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_08__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_08__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_08__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_08__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_08__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_08__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_08__PS EQU CYREG_PRT4_PS
P1_08__SHIFT EQU 4
P1_08__SLW EQU CYREG_PRT4_SLW

/* P1_09 */
P1_09__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
P1_09__0__MASK EQU 0x08
P1_09__0__PC EQU CYREG_PRT4_PC3
P1_09__0__PORT EQU 4
P1_09__0__SHIFT EQU 3
P1_09__AG EQU CYREG_PRT4_AG
P1_09__AMUX EQU CYREG_PRT4_AMUX
P1_09__BIE EQU CYREG_PRT4_BIE
P1_09__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_09__BYP EQU CYREG_PRT4_BYP
P1_09__CTL EQU CYREG_PRT4_CTL
P1_09__DM0 EQU CYREG_PRT4_DM0
P1_09__DM1 EQU CYREG_PRT4_DM1
P1_09__DM2 EQU CYREG_PRT4_DM2
P1_09__DR EQU CYREG_PRT4_DR
P1_09__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_09__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_09__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_09__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_09__MASK EQU 0x08
P1_09__PORT EQU 4
P1_09__PRT EQU CYREG_PRT4_PRT
P1_09__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_09__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_09__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_09__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_09__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_09__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_09__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_09__PS EQU CYREG_PRT4_PS
P1_09__SHIFT EQU 3
P1_09__SLW EQU CYREG_PRT4_SLW

/* P1_10 */
P1_10__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
P1_10__0__MASK EQU 0x04
P1_10__0__PC EQU CYREG_PRT4_PC2
P1_10__0__PORT EQU 4
P1_10__0__SHIFT EQU 2
P1_10__AG EQU CYREG_PRT4_AG
P1_10__AMUX EQU CYREG_PRT4_AMUX
P1_10__BIE EQU CYREG_PRT4_BIE
P1_10__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_10__BYP EQU CYREG_PRT4_BYP
P1_10__CTL EQU CYREG_PRT4_CTL
P1_10__DM0 EQU CYREG_PRT4_DM0
P1_10__DM1 EQU CYREG_PRT4_DM1
P1_10__DM2 EQU CYREG_PRT4_DM2
P1_10__DR EQU CYREG_PRT4_DR
P1_10__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_10__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_10__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_10__MASK EQU 0x04
P1_10__PORT EQU 4
P1_10__PRT EQU CYREG_PRT4_PRT
P1_10__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_10__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_10__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_10__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_10__PS EQU CYREG_PRT4_PS
P1_10__SHIFT EQU 2
P1_10__SLW EQU CYREG_PRT4_SLW

/* P1_11 */
P1_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
P1_11__0__MASK EQU 0x80
P1_11__0__PC EQU CYREG_PRT0_PC7
P1_11__0__PORT EQU 0
P1_11__0__SHIFT EQU 7
P1_11__AG EQU CYREG_PRT0_AG
P1_11__AMUX EQU CYREG_PRT0_AMUX
P1_11__BIE EQU CYREG_PRT0_BIE
P1_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_11__BYP EQU CYREG_PRT0_BYP
P1_11__CTL EQU CYREG_PRT0_CTL
P1_11__DM0 EQU CYREG_PRT0_DM0
P1_11__DM1 EQU CYREG_PRT0_DM1
P1_11__DM2 EQU CYREG_PRT0_DM2
P1_11__DR EQU CYREG_PRT0_DR
P1_11__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_11__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_11__MASK EQU 0x80
P1_11__PORT EQU 0
P1_11__PRT EQU CYREG_PRT0_PRT
P1_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_11__PS EQU CYREG_PRT0_PS
P1_11__SHIFT EQU 7
P1_11__SLW EQU CYREG_PRT0_SLW

/* P1_12 */
P1_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
P1_12__0__MASK EQU 0x40
P1_12__0__PC EQU CYREG_PRT0_PC6
P1_12__0__PORT EQU 0
P1_12__0__SHIFT EQU 6
P1_12__AG EQU CYREG_PRT0_AG
P1_12__AMUX EQU CYREG_PRT0_AMUX
P1_12__BIE EQU CYREG_PRT0_BIE
P1_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_12__BYP EQU CYREG_PRT0_BYP
P1_12__CTL EQU CYREG_PRT0_CTL
P1_12__DM0 EQU CYREG_PRT0_DM0
P1_12__DM1 EQU CYREG_PRT0_DM1
P1_12__DM2 EQU CYREG_PRT0_DM2
P1_12__DR EQU CYREG_PRT0_DR
P1_12__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_12__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_12__MASK EQU 0x40
P1_12__PORT EQU 0
P1_12__PRT EQU CYREG_PRT0_PRT
P1_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_12__PS EQU CYREG_PRT0_PS
P1_12__SHIFT EQU 6
P1_12__SLW EQU CYREG_PRT0_SLW

/* P1_13 */
P1_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P1_13__0__MASK EQU 0x20
P1_13__0__PC EQU CYREG_PRT0_PC5
P1_13__0__PORT EQU 0
P1_13__0__SHIFT EQU 5
P1_13__AG EQU CYREG_PRT0_AG
P1_13__AMUX EQU CYREG_PRT0_AMUX
P1_13__BIE EQU CYREG_PRT0_BIE
P1_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_13__BYP EQU CYREG_PRT0_BYP
P1_13__CTL EQU CYREG_PRT0_CTL
P1_13__DM0 EQU CYREG_PRT0_DM0
P1_13__DM1 EQU CYREG_PRT0_DM1
P1_13__DM2 EQU CYREG_PRT0_DM2
P1_13__DR EQU CYREG_PRT0_DR
P1_13__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_13__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_13__MASK EQU 0x20
P1_13__PORT EQU 0
P1_13__PRT EQU CYREG_PRT0_PRT
P1_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_13__PS EQU CYREG_PRT0_PS
P1_13__SHIFT EQU 5
P1_13__SLW EQU CYREG_PRT0_SLW

/* P1_14 */
P1_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P1_14__0__MASK EQU 0x10
P1_14__0__PC EQU CYREG_PRT0_PC4
P1_14__0__PORT EQU 0
P1_14__0__SHIFT EQU 4
P1_14__AG EQU CYREG_PRT0_AG
P1_14__AMUX EQU CYREG_PRT0_AMUX
P1_14__BIE EQU CYREG_PRT0_BIE
P1_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_14__BYP EQU CYREG_PRT0_BYP
P1_14__CTL EQU CYREG_PRT0_CTL
P1_14__DM0 EQU CYREG_PRT0_DM0
P1_14__DM1 EQU CYREG_PRT0_DM1
P1_14__DM2 EQU CYREG_PRT0_DM2
P1_14__DR EQU CYREG_PRT0_DR
P1_14__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_14__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_14__MASK EQU 0x10
P1_14__PORT EQU 0
P1_14__PRT EQU CYREG_PRT0_PRT
P1_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_14__PS EQU CYREG_PRT0_PS
P1_14__SHIFT EQU 4
P1_14__SLW EQU CYREG_PRT0_SLW

/* P1_15 */
P1_15__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P1_15__0__MASK EQU 0x08
P1_15__0__PC EQU CYREG_PRT0_PC3
P1_15__0__PORT EQU 0
P1_15__0__SHIFT EQU 3
P1_15__AG EQU CYREG_PRT0_AG
P1_15__AMUX EQU CYREG_PRT0_AMUX
P1_15__BIE EQU CYREG_PRT0_BIE
P1_15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_15__BYP EQU CYREG_PRT0_BYP
P1_15__CTL EQU CYREG_PRT0_CTL
P1_15__DM0 EQU CYREG_PRT0_DM0
P1_15__DM1 EQU CYREG_PRT0_DM1
P1_15__DM2 EQU CYREG_PRT0_DM2
P1_15__DR EQU CYREG_PRT0_DR
P1_15__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_15__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_15__MASK EQU 0x08
P1_15__PORT EQU 0
P1_15__PRT EQU CYREG_PRT0_PRT
P1_15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_15__PS EQU CYREG_PRT0_PS
P1_15__SHIFT EQU 3
P1_15__SLW EQU CYREG_PRT0_SLW

/* P1_16 */
P1_16__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
P1_16__0__MASK EQU 0x04
P1_16__0__PC EQU CYREG_PRT0_PC2
P1_16__0__PORT EQU 0
P1_16__0__SHIFT EQU 2
P1_16__AG EQU CYREG_PRT0_AG
P1_16__AMUX EQU CYREG_PRT0_AMUX
P1_16__BIE EQU CYREG_PRT0_BIE
P1_16__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_16__BYP EQU CYREG_PRT0_BYP
P1_16__CTL EQU CYREG_PRT0_CTL
P1_16__DM0 EQU CYREG_PRT0_DM0
P1_16__DM1 EQU CYREG_PRT0_DM1
P1_16__DM2 EQU CYREG_PRT0_DM2
P1_16__DR EQU CYREG_PRT0_DR
P1_16__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_16__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_16__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_16__MASK EQU 0x04
P1_16__PORT EQU 0
P1_16__PRT EQU CYREG_PRT0_PRT
P1_16__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_16__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_16__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_16__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_16__PS EQU CYREG_PRT0_PS
P1_16__SHIFT EQU 2
P1_16__SLW EQU CYREG_PRT0_SLW

/* P1_17 */
P1_17__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P1_17__0__MASK EQU 0x02
P1_17__0__PC EQU CYREG_PRT0_PC1
P1_17__0__PORT EQU 0
P1_17__0__SHIFT EQU 1
P1_17__AG EQU CYREG_PRT0_AG
P1_17__AMUX EQU CYREG_PRT0_AMUX
P1_17__BIE EQU CYREG_PRT0_BIE
P1_17__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_17__BYP EQU CYREG_PRT0_BYP
P1_17__CTL EQU CYREG_PRT0_CTL
P1_17__DM0 EQU CYREG_PRT0_DM0
P1_17__DM1 EQU CYREG_PRT0_DM1
P1_17__DM2 EQU CYREG_PRT0_DM2
P1_17__DR EQU CYREG_PRT0_DR
P1_17__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_17__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_17__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_17__MASK EQU 0x02
P1_17__PORT EQU 0
P1_17__PRT EQU CYREG_PRT0_PRT
P1_17__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_17__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_17__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_17__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_17__PS EQU CYREG_PRT0_PS
P1_17__SHIFT EQU 1
P1_17__SLW EQU CYREG_PRT0_SLW

/* P1_18 */
P1_18__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P1_18__0__MASK EQU 0x01
P1_18__0__PC EQU CYREG_PRT0_PC0
P1_18__0__PORT EQU 0
P1_18__0__SHIFT EQU 0
P1_18__AG EQU CYREG_PRT0_AG
P1_18__AMUX EQU CYREG_PRT0_AMUX
P1_18__BIE EQU CYREG_PRT0_BIE
P1_18__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_18__BYP EQU CYREG_PRT0_BYP
P1_18__CTL EQU CYREG_PRT0_CTL
P1_18__DM0 EQU CYREG_PRT0_DM0
P1_18__DM1 EQU CYREG_PRT0_DM1
P1_18__DM2 EQU CYREG_PRT0_DM2
P1_18__DR EQU CYREG_PRT0_DR
P1_18__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_18__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_18__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_18__MASK EQU 0x01
P1_18__PORT EQU 0
P1_18__PRT EQU CYREG_PRT0_PRT
P1_18__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_18__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_18__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_18__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_18__PS EQU CYREG_PRT0_PS
P1_18__SHIFT EQU 0
P1_18__SLW EQU CYREG_PRT0_SLW

/* P1_19 */
P1_19__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
P1_19__0__MASK EQU 0x02
P1_19__0__PC EQU CYREG_PRT4_PC1
P1_19__0__PORT EQU 4
P1_19__0__SHIFT EQU 1
P1_19__AG EQU CYREG_PRT4_AG
P1_19__AMUX EQU CYREG_PRT4_AMUX
P1_19__BIE EQU CYREG_PRT4_BIE
P1_19__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_19__BYP EQU CYREG_PRT4_BYP
P1_19__CTL EQU CYREG_PRT4_CTL
P1_19__DM0 EQU CYREG_PRT4_DM0
P1_19__DM1 EQU CYREG_PRT4_DM1
P1_19__DM2 EQU CYREG_PRT4_DM2
P1_19__DR EQU CYREG_PRT4_DR
P1_19__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_19__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_19__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_19__MASK EQU 0x02
P1_19__PORT EQU 4
P1_19__PRT EQU CYREG_PRT4_PRT
P1_19__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_19__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_19__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_19__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_19__PS EQU CYREG_PRT4_PS
P1_19__SHIFT EQU 1
P1_19__SLW EQU CYREG_PRT4_SLW

/* P1_20 */
P1_20__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
P1_20__0__MASK EQU 0x01
P1_20__0__PC EQU CYREG_PRT4_PC0
P1_20__0__PORT EQU 4
P1_20__0__SHIFT EQU 0
P1_20__AG EQU CYREG_PRT4_AG
P1_20__AMUX EQU CYREG_PRT4_AMUX
P1_20__BIE EQU CYREG_PRT4_BIE
P1_20__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_20__BYP EQU CYREG_PRT4_BYP
P1_20__CTL EQU CYREG_PRT4_CTL
P1_20__DM0 EQU CYREG_PRT4_DM0
P1_20__DM1 EQU CYREG_PRT4_DM1
P1_20__DM2 EQU CYREG_PRT4_DM2
P1_20__DR EQU CYREG_PRT4_DR
P1_20__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_20__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_20__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_20__MASK EQU 0x01
P1_20__PORT EQU 4
P1_20__PRT EQU CYREG_PRT4_PRT
P1_20__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_20__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_20__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_20__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_20__PS EQU CYREG_PRT4_PS
P1_20__SHIFT EQU 0
P1_20__SLW EQU CYREG_PRT4_SLW

/* P1_21 */
P1_21__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
P1_21__0__MASK EQU 0x08
P1_21__0__PC EQU CYREG_PRT12_PC3
P1_21__0__PORT EQU 12
P1_21__0__SHIFT EQU 3
P1_21__AG EQU CYREG_PRT12_AG
P1_21__BIE EQU CYREG_PRT12_BIE
P1_21__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_21__BYP EQU CYREG_PRT12_BYP
P1_21__DM0 EQU CYREG_PRT12_DM0
P1_21__DM1 EQU CYREG_PRT12_DM1
P1_21__DM2 EQU CYREG_PRT12_DM2
P1_21__DR EQU CYREG_PRT12_DR
P1_21__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_21__MASK EQU 0x08
P1_21__PORT EQU 12
P1_21__PRT EQU CYREG_PRT12_PRT
P1_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_21__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_21__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_21__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_21__PS EQU CYREG_PRT12_PS
P1_21__SHIFT EQU 3
P1_21__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_21__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_21__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_21__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_21__SLW EQU CYREG_PRT12_SLW

/* P1_22 */
P1_22__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
P1_22__0__MASK EQU 0x04
P1_22__0__PC EQU CYREG_PRT12_PC2
P1_22__0__PORT EQU 12
P1_22__0__SHIFT EQU 2
P1_22__AG EQU CYREG_PRT12_AG
P1_22__BIE EQU CYREG_PRT12_BIE
P1_22__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_22__BYP EQU CYREG_PRT12_BYP
P1_22__DM0 EQU CYREG_PRT12_DM0
P1_22__DM1 EQU CYREG_PRT12_DM1
P1_22__DM2 EQU CYREG_PRT12_DM2
P1_22__DR EQU CYREG_PRT12_DR
P1_22__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_22__MASK EQU 0x04
P1_22__PORT EQU 12
P1_22__PRT EQU CYREG_PRT12_PRT
P1_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_22__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_22__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_22__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_22__PS EQU CYREG_PRT12_PS
P1_22__SHIFT EQU 2
P1_22__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_22__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_22__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_22__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_22__SLW EQU CYREG_PRT12_SLW

/* P1_23 */
P1_23__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
P1_23__0__MASK EQU 0x08
P1_23__0__PC EQU CYREG_IO_PC_PRT15_PC3
P1_23__0__PORT EQU 15
P1_23__0__SHIFT EQU 3
P1_23__AG EQU CYREG_PRT15_AG
P1_23__AMUX EQU CYREG_PRT15_AMUX
P1_23__BIE EQU CYREG_PRT15_BIE
P1_23__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_23__BYP EQU CYREG_PRT15_BYP
P1_23__CTL EQU CYREG_PRT15_CTL
P1_23__DM0 EQU CYREG_PRT15_DM0
P1_23__DM1 EQU CYREG_PRT15_DM1
P1_23__DM2 EQU CYREG_PRT15_DM2
P1_23__DR EQU CYREG_PRT15_DR
P1_23__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_23__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_23__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_23__MASK EQU 0x08
P1_23__PORT EQU 15
P1_23__PRT EQU CYREG_PRT15_PRT
P1_23__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_23__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_23__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_23__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_23__PS EQU CYREG_PRT15_PS
P1_23__SHIFT EQU 3
P1_23__SLW EQU CYREG_PRT15_SLW

/* P1_24 */
P1_24__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
P1_24__0__MASK EQU 0x04
P1_24__0__PC EQU CYREG_IO_PC_PRT15_PC2
P1_24__0__PORT EQU 15
P1_24__0__SHIFT EQU 2
P1_24__AG EQU CYREG_PRT15_AG
P1_24__AMUX EQU CYREG_PRT15_AMUX
P1_24__BIE EQU CYREG_PRT15_BIE
P1_24__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_24__BYP EQU CYREG_PRT15_BYP
P1_24__CTL EQU CYREG_PRT15_CTL
P1_24__DM0 EQU CYREG_PRT15_DM0
P1_24__DM1 EQU CYREG_PRT15_DM1
P1_24__DM2 EQU CYREG_PRT15_DM2
P1_24__DR EQU CYREG_PRT15_DR
P1_24__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_24__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_24__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_24__MASK EQU 0x04
P1_24__PORT EQU 15
P1_24__PRT EQU CYREG_PRT15_PRT
P1_24__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_24__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_24__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_24__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_24__PS EQU CYREG_PRT15_PS
P1_24__SHIFT EQU 2
P1_24__SLW EQU CYREG_PRT15_SLW

/* P1_25 */
P1_25__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
P1_25__0__MASK EQU 0x02
P1_25__0__PC EQU CYREG_PRT12_PC1
P1_25__0__PORT EQU 12
P1_25__0__SHIFT EQU 1
P1_25__AG EQU CYREG_PRT12_AG
P1_25__BIE EQU CYREG_PRT12_BIE
P1_25__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_25__BYP EQU CYREG_PRT12_BYP
P1_25__DM0 EQU CYREG_PRT12_DM0
P1_25__DM1 EQU CYREG_PRT12_DM1
P1_25__DM2 EQU CYREG_PRT12_DM2
P1_25__DR EQU CYREG_PRT12_DR
P1_25__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_25__MASK EQU 0x02
P1_25__PORT EQU 12
P1_25__PRT EQU CYREG_PRT12_PRT
P1_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_25__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_25__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_25__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_25__PS EQU CYREG_PRT12_PS
P1_25__SHIFT EQU 1
P1_25__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_25__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_25__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_25__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_25__SLW EQU CYREG_PRT12_SLW

/* P1_26 */
P1_26__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P1_26__0__MASK EQU 0x01
P1_26__0__PC EQU CYREG_PRT12_PC0
P1_26__0__PORT EQU 12
P1_26__0__SHIFT EQU 0
P1_26__AG EQU CYREG_PRT12_AG
P1_26__BIE EQU CYREG_PRT12_BIE
P1_26__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_26__BYP EQU CYREG_PRT12_BYP
P1_26__DM0 EQU CYREG_PRT12_DM0
P1_26__DM1 EQU CYREG_PRT12_DM1
P1_26__DM2 EQU CYREG_PRT12_DM2
P1_26__DR EQU CYREG_PRT12_DR
P1_26__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_26__MASK EQU 0x01
P1_26__PORT EQU 12
P1_26__PRT EQU CYREG_PRT12_PRT
P1_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_26__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_26__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_26__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_26__PS EQU CYREG_PRT12_PS
P1_26__SHIFT EQU 0
P1_26__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_26__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_26__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_26__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_26__SLW EQU CYREG_PRT12_SLW

/* P1_27 */
P1_27__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P1_27__0__MASK EQU 0x80
P1_27__0__PC EQU CYREG_PRT3_PC7
P1_27__0__PORT EQU 3
P1_27__0__SHIFT EQU 7
P1_27__AG EQU CYREG_PRT3_AG
P1_27__AMUX EQU CYREG_PRT3_AMUX
P1_27__BIE EQU CYREG_PRT3_BIE
P1_27__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_27__BYP EQU CYREG_PRT3_BYP
P1_27__CTL EQU CYREG_PRT3_CTL
P1_27__DM0 EQU CYREG_PRT3_DM0
P1_27__DM1 EQU CYREG_PRT3_DM1
P1_27__DM2 EQU CYREG_PRT3_DM2
P1_27__DR EQU CYREG_PRT3_DR
P1_27__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_27__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_27__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_27__MASK EQU 0x80
P1_27__PORT EQU 3
P1_27__PRT EQU CYREG_PRT3_PRT
P1_27__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_27__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_27__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_27__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_27__PS EQU CYREG_PRT3_PS
P1_27__SHIFT EQU 7
P1_27__SLW EQU CYREG_PRT3_SLW

/* P1_28 */
P1_28__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P1_28__0__MASK EQU 0x40
P1_28__0__PC EQU CYREG_PRT3_PC6
P1_28__0__PORT EQU 3
P1_28__0__SHIFT EQU 6
P1_28__AG EQU CYREG_PRT3_AG
P1_28__AMUX EQU CYREG_PRT3_AMUX
P1_28__BIE EQU CYREG_PRT3_BIE
P1_28__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_28__BYP EQU CYREG_PRT3_BYP
P1_28__CTL EQU CYREG_PRT3_CTL
P1_28__DM0 EQU CYREG_PRT3_DM0
P1_28__DM1 EQU CYREG_PRT3_DM1
P1_28__DM2 EQU CYREG_PRT3_DM2
P1_28__DR EQU CYREG_PRT3_DR
P1_28__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_28__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_28__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_28__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_28__MASK EQU 0x40
P1_28__PORT EQU 3
P1_28__PRT EQU CYREG_PRT3_PRT
P1_28__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_28__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_28__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_28__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_28__PS EQU CYREG_PRT3_PS
P1_28__SHIFT EQU 6
P1_28__SLW EQU CYREG_PRT3_SLW

/* P1_29 */
P1_29__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P1_29__0__MASK EQU 0x20
P1_29__0__PC EQU CYREG_PRT3_PC5
P1_29__0__PORT EQU 3
P1_29__0__SHIFT EQU 5
P1_29__AG EQU CYREG_PRT3_AG
P1_29__AMUX EQU CYREG_PRT3_AMUX
P1_29__BIE EQU CYREG_PRT3_BIE
P1_29__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_29__BYP EQU CYREG_PRT3_BYP
P1_29__CTL EQU CYREG_PRT3_CTL
P1_29__DM0 EQU CYREG_PRT3_DM0
P1_29__DM1 EQU CYREG_PRT3_DM1
P1_29__DM2 EQU CYREG_PRT3_DM2
P1_29__DR EQU CYREG_PRT3_DR
P1_29__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_29__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_29__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_29__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_29__MASK EQU 0x20
P1_29__PORT EQU 3
P1_29__PRT EQU CYREG_PRT3_PRT
P1_29__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_29__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_29__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_29__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_29__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_29__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_29__PS EQU CYREG_PRT3_PS
P1_29__SHIFT EQU 5
P1_29__SLW EQU CYREG_PRT3_SLW

/* P1_30 */
P1_30__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P1_30__0__MASK EQU 0x10
P1_30__0__PC EQU CYREG_PRT3_PC4
P1_30__0__PORT EQU 3
P1_30__0__SHIFT EQU 4
P1_30__AG EQU CYREG_PRT3_AG
P1_30__AMUX EQU CYREG_PRT3_AMUX
P1_30__BIE EQU CYREG_PRT3_BIE
P1_30__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_30__BYP EQU CYREG_PRT3_BYP
P1_30__CTL EQU CYREG_PRT3_CTL
P1_30__DM0 EQU CYREG_PRT3_DM0
P1_30__DM1 EQU CYREG_PRT3_DM1
P1_30__DM2 EQU CYREG_PRT3_DM2
P1_30__DR EQU CYREG_PRT3_DR
P1_30__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_30__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_30__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_30__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_30__MASK EQU 0x10
P1_30__PORT EQU 3
P1_30__PRT EQU CYREG_PRT3_PRT
P1_30__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_30__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_30__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_30__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_30__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_30__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_30__PS EQU CYREG_PRT3_PS
P1_30__SHIFT EQU 4
P1_30__SLW EQU CYREG_PRT3_SLW

/* P1_31 */
P1_31__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P1_31__0__MASK EQU 0x08
P1_31__0__PC EQU CYREG_PRT3_PC3
P1_31__0__PORT EQU 3
P1_31__0__SHIFT EQU 3
P1_31__AG EQU CYREG_PRT3_AG
P1_31__AMUX EQU CYREG_PRT3_AMUX
P1_31__BIE EQU CYREG_PRT3_BIE
P1_31__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_31__BYP EQU CYREG_PRT3_BYP
P1_31__CTL EQU CYREG_PRT3_CTL
P1_31__DM0 EQU CYREG_PRT3_DM0
P1_31__DM1 EQU CYREG_PRT3_DM1
P1_31__DM2 EQU CYREG_PRT3_DM2
P1_31__DR EQU CYREG_PRT3_DR
P1_31__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_31__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_31__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_31__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_31__MASK EQU 0x08
P1_31__PORT EQU 3
P1_31__PRT EQU CYREG_PRT3_PRT
P1_31__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_31__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_31__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_31__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_31__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_31__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_31__PS EQU CYREG_PRT3_PS
P1_31__SHIFT EQU 3
P1_31__SLW EQU CYREG_PRT3_SLW

/* P1_32 */
P1_32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
P1_32__0__MASK EQU 0x04
P1_32__0__PC EQU CYREG_PRT3_PC2
P1_32__0__PORT EQU 3
P1_32__0__SHIFT EQU 2
P1_32__AG EQU CYREG_PRT3_AG
P1_32__AMUX EQU CYREG_PRT3_AMUX
P1_32__BIE EQU CYREG_PRT3_BIE
P1_32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_32__BYP EQU CYREG_PRT3_BYP
P1_32__CTL EQU CYREG_PRT3_CTL
P1_32__DM0 EQU CYREG_PRT3_DM0
P1_32__DM1 EQU CYREG_PRT3_DM1
P1_32__DM2 EQU CYREG_PRT3_DM2
P1_32__DR EQU CYREG_PRT3_DR
P1_32__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_32__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_32__MASK EQU 0x04
P1_32__PORT EQU 3
P1_32__PRT EQU CYREG_PRT3_PRT
P1_32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_32__PS EQU CYREG_PRT3_PS
P1_32__SHIFT EQU 2
P1_32__SLW EQU CYREG_PRT3_SLW

/* P1_33 */
P1_33__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P1_33__0__MASK EQU 0x02
P1_33__0__PC EQU CYREG_PRT3_PC1
P1_33__0__PORT EQU 3
P1_33__0__SHIFT EQU 1
P1_33__AG EQU CYREG_PRT3_AG
P1_33__AMUX EQU CYREG_PRT3_AMUX
P1_33__BIE EQU CYREG_PRT3_BIE
P1_33__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_33__BYP EQU CYREG_PRT3_BYP
P1_33__CTL EQU CYREG_PRT3_CTL
P1_33__DM0 EQU CYREG_PRT3_DM0
P1_33__DM1 EQU CYREG_PRT3_DM1
P1_33__DM2 EQU CYREG_PRT3_DM2
P1_33__DR EQU CYREG_PRT3_DR
P1_33__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_33__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_33__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_33__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_33__MASK EQU 0x02
P1_33__PORT EQU 3
P1_33__PRT EQU CYREG_PRT3_PRT
P1_33__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_33__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_33__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_33__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_33__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_33__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_33__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_33__PS EQU CYREG_PRT3_PS
P1_33__SHIFT EQU 1
P1_33__SLW EQU CYREG_PRT3_SLW

/* P1_34 */
P1_34__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P1_34__0__MASK EQU 0x01
P1_34__0__PC EQU CYREG_PRT3_PC0
P1_34__0__PORT EQU 3
P1_34__0__SHIFT EQU 0
P1_34__AG EQU CYREG_PRT3_AG
P1_34__AMUX EQU CYREG_PRT3_AMUX
P1_34__BIE EQU CYREG_PRT3_BIE
P1_34__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_34__BYP EQU CYREG_PRT3_BYP
P1_34__CTL EQU CYREG_PRT3_CTL
P1_34__DM0 EQU CYREG_PRT3_DM0
P1_34__DM1 EQU CYREG_PRT3_DM1
P1_34__DM2 EQU CYREG_PRT3_DM2
P1_34__DR EQU CYREG_PRT3_DR
P1_34__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_34__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_34__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_34__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_34__MASK EQU 0x01
P1_34__PORT EQU 3
P1_34__PRT EQU CYREG_PRT3_PRT
P1_34__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_34__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_34__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_34__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_34__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_34__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_34__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_34__PS EQU CYREG_PRT3_PS
P1_34__SHIFT EQU 0
P1_34__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* EndPWMA */
EndPWMA_Sync_ctrl_reg__0__MASK EQU 0x01
EndPWMA_Sync_ctrl_reg__0__POS EQU 0
EndPWMA_Sync_ctrl_reg__1__MASK EQU 0x02
EndPWMA_Sync_ctrl_reg__1__POS EQU 1
EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
EndPWMA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
EndPWMA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
EndPWMA_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
EndPWMA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
EndPWMA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
EndPWMA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
EndPWMA_Sync_ctrl_reg__2__MASK EQU 0x04
EndPWMA_Sync_ctrl_reg__2__POS EQU 2
EndPWMA_Sync_ctrl_reg__3__MASK EQU 0x08
EndPWMA_Sync_ctrl_reg__3__POS EQU 3
EndPWMA_Sync_ctrl_reg__4__MASK EQU 0x10
EndPWMA_Sync_ctrl_reg__4__POS EQU 4
EndPWMA_Sync_ctrl_reg__5__MASK EQU 0x20
EndPWMA_Sync_ctrl_reg__5__POS EQU 5
EndPWMA_Sync_ctrl_reg__6__MASK EQU 0x40
EndPWMA_Sync_ctrl_reg__6__POS EQU 6
EndPWMA_Sync_ctrl_reg__7__MASK EQU 0x80
EndPWMA_Sync_ctrl_reg__7__POS EQU 7
EndPWMA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
EndPWMA_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
EndPWMA_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
EndPWMA_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
EndPWMA_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
EndPWMA_Sync_ctrl_reg__MASK EQU 0xFF
EndPWMA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
EndPWMA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
EndPWMA_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* EndPWMB */
EndPWMB_Sync_ctrl_reg__0__MASK EQU 0x01
EndPWMB_Sync_ctrl_reg__0__POS EQU 0
EndPWMB_Sync_ctrl_reg__1__MASK EQU 0x02
EndPWMB_Sync_ctrl_reg__1__POS EQU 1
EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
EndPWMB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
EndPWMB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
EndPWMB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
EndPWMB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
EndPWMB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
EndPWMB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
EndPWMB_Sync_ctrl_reg__2__MASK EQU 0x04
EndPWMB_Sync_ctrl_reg__2__POS EQU 2
EndPWMB_Sync_ctrl_reg__3__MASK EQU 0x08
EndPWMB_Sync_ctrl_reg__3__POS EQU 3
EndPWMB_Sync_ctrl_reg__4__MASK EQU 0x10
EndPWMB_Sync_ctrl_reg__4__POS EQU 4
EndPWMB_Sync_ctrl_reg__5__MASK EQU 0x20
EndPWMB_Sync_ctrl_reg__5__POS EQU 5
EndPWMB_Sync_ctrl_reg__6__MASK EQU 0x40
EndPWMB_Sync_ctrl_reg__6__POS EQU 6
EndPWMB_Sync_ctrl_reg__7__MASK EQU 0x80
EndPWMB_Sync_ctrl_reg__7__POS EQU 7
EndPWMB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
EndPWMB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
EndPWMB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
EndPWMB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB00_CTL
EndPWMB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
EndPWMB_Sync_ctrl_reg__MASK EQU 0xFF
EndPWMB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EndPWMB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EndPWMB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

/* StartPWMA */
StartPWMA_Sync_ctrl_reg__0__MASK EQU 0x01
StartPWMA_Sync_ctrl_reg__0__POS EQU 0
StartPWMA_Sync_ctrl_reg__1__MASK EQU 0x02
StartPWMA_Sync_ctrl_reg__1__POS EQU 1
StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
StartPWMA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
StartPWMA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
StartPWMA_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
StartPWMA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
StartPWMA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
StartPWMA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
StartPWMA_Sync_ctrl_reg__2__MASK EQU 0x04
StartPWMA_Sync_ctrl_reg__2__POS EQU 2
StartPWMA_Sync_ctrl_reg__3__MASK EQU 0x08
StartPWMA_Sync_ctrl_reg__3__POS EQU 3
StartPWMA_Sync_ctrl_reg__4__MASK EQU 0x10
StartPWMA_Sync_ctrl_reg__4__POS EQU 4
StartPWMA_Sync_ctrl_reg__5__MASK EQU 0x20
StartPWMA_Sync_ctrl_reg__5__POS EQU 5
StartPWMA_Sync_ctrl_reg__6__MASK EQU 0x40
StartPWMA_Sync_ctrl_reg__6__POS EQU 6
StartPWMA_Sync_ctrl_reg__7__MASK EQU 0x80
StartPWMA_Sync_ctrl_reg__7__POS EQU 7
StartPWMA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
StartPWMA_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
StartPWMA_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
StartPWMA_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
StartPWMA_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
StartPWMA_Sync_ctrl_reg__MASK EQU 0xFF
StartPWMA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
StartPWMA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
StartPWMA_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* StartPWMB */
StartPWMB_Sync_ctrl_reg__0__MASK EQU 0x01
StartPWMB_Sync_ctrl_reg__0__POS EQU 0
StartPWMB_Sync_ctrl_reg__1__MASK EQU 0x02
StartPWMB_Sync_ctrl_reg__1__POS EQU 1
StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
StartPWMB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
StartPWMB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
StartPWMB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
StartPWMB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
StartPWMB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
StartPWMB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
StartPWMB_Sync_ctrl_reg__2__MASK EQU 0x04
StartPWMB_Sync_ctrl_reg__2__POS EQU 2
StartPWMB_Sync_ctrl_reg__3__MASK EQU 0x08
StartPWMB_Sync_ctrl_reg__3__POS EQU 3
StartPWMB_Sync_ctrl_reg__4__MASK EQU 0x10
StartPWMB_Sync_ctrl_reg__4__POS EQU 4
StartPWMB_Sync_ctrl_reg__5__MASK EQU 0x20
StartPWMB_Sync_ctrl_reg__5__POS EQU 5
StartPWMB_Sync_ctrl_reg__6__MASK EQU 0x40
StartPWMB_Sync_ctrl_reg__6__POS EQU 6
StartPWMB_Sync_ctrl_reg__7__MASK EQU 0x80
StartPWMB_Sync_ctrl_reg__7__POS EQU 7
StartPWMB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
StartPWMB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
StartPWMB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
StartPWMB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
StartPWMB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
StartPWMB_Sync_ctrl_reg__MASK EQU 0xFF
StartPWMB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
StartPWMB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
StartPWMB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__MASK EQU 0x07
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 32000000
BCLK__BUS_CLK__KHZ EQU 32000
BCLK__BUS_CLK__MHZ EQU 32
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
