{"Source Block": ["hdl/library/common/ad_csc.v@117:145@HdlStmIf", "    s_data_3 <= s_data_2 + data_3;\n  end\n\n  generate\n    // in RGB to YCbCr there are no overflows or underflows\n    if (YCbCr_2_RGB) begin\n      // output registers, output is unsigned (0 if sum is < 0) and saturated.\n      // the inputs are expected to be 1.4.20 format (output is 8bits).\n\n      always @(posedge clk) begin\n        if (s_data_3[27] == 1'b1) begin\n          csc_data_d <= 8'h0;\n        end else if (s_data_3[26:24] != 3'b0) begin\n          csc_data_d <= 8'hff;\n        end else begin\n          csc_data_d <= s_data_3[22:15];\n        end\n      end\n      assign csc_data = csc_data_d;\n      assign csc_sync = sync_5_m;\n    end else begin\n      assign csc_data = s_data_3[23:16];\n      assign csc_sync = sync_4_m;\n    end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[122, "      reg  [DELAY_DW-1:0]  sync_5_m;\n"], [133, "        sync_5_m <= sync_4_m;\n"]]}}