{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724104840969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724104840970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 16:00:40 2024 " "Processing started: Mon Aug 19 16:00:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724104840970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724104840970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724104840970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724104841356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724104841357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_M " "Found entity 1: XOR_M" {  } { { "XOR.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_M " "Found entity 1: OR_M" {  } { { "OR.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_M " "Found entity 1: AND_M" {  } { { "AND.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SumadorCom " "Found entity 1: SumadorCom" {  } { { "SumadorCom.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/SumadorCom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.sv 1 1 " "Found 1 design units, including 1 entities, in source file div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispconv.sv 1 1 " "Found 1 design units, including 1 entities, in source file dispconv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dispConv " "Found entity 1: dispConv" {  } { { "dispConv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/dispConv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104847887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104847887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724104847915 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempCode ALU.sv(34) " "Verilog HDL Always Construct warning at ALU.sv(34): variable \"tempCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1724104847916 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCode ALU.sv(32) " "Verilog HDL Always Construct warning at ALU.sv(32): inferring latch(es) for variable \"tempCode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724104847916 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempOf ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempOf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCarry ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempCarry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(102) " "Verilog HDL assignment warning at ALU.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCarry ALU.sv(43) " "Inferred latch for \"tempCarry\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempOf ALU.sv(43) " "Inferred latch for \"tempOf\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[0\] ALU.sv(36) " "Inferred latch for \"tempCode\[0\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[1\] ALU.sv(36) " "Inferred latch for \"tempCode\[1\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847917 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[2\] ALU.sv(36) " "Inferred latch for \"tempCode\[2\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847918 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[3\] ALU.sv(36) " "Inferred latch for \"tempCode\[3\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724104847918 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma Suma:sum " "Elaborating entity \"Suma\" for hierarchy \"Suma:sum\"" {  } { { "ALU.sv" "sum" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Suma.sv(32) " "Verilog HDL assignment warning at Suma.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "Suma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Suma.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847926 "|ALU|Suma:sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Suma.sv(36) " "Verilog HDL assignment warning at Suma.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "Suma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Suma.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847926 "|ALU|Suma:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumadorCom Suma:sum\|SumadorCom:gen_for\[0\].SumCom " "Elaborating entity \"SumadorCom\" for hierarchy \"Suma:sum\|SumadorCom:gen_for\[0\].SumCom\"" {  } { { "Suma.sv" "gen_for\[0\].SumCom" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Suma.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"Mult:mult\"" {  } { { "ALU.sv" "mult" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mult.sv(20) " "Verilog HDL assignment warning at Mult.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "Mult.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Mult.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847929 "|ALU|Mult:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:div " "Elaborating entity \"Div\" for hierarchy \"Div:div\"" {  } { { "ALU.sv" "div" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Div.sv(20) " "Verilog HDL assignment warning at Div.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "Div.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Div.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847931 "|ALU|Div:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Div.sv(27) " "Verilog HDL assignment warning at Div.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "Div.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Div.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847931 "|ALU|Div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:sll " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:sll\"" {  } { { "ALU.sv" "sll" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ShiftLeft.sv(12) " "Verilog HDL assignment warning at ShiftLeft.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "ShiftLeft.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ShiftLeft.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104847932 "|ALU|ShiftLeft:sll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ShiftRight:srl " "Elaborating entity \"ShiftRight\" for hierarchy \"ShiftRight:srl\"" {  } { { "ALU.sv" "srl" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_M AND_M:andG " "Elaborating entity \"AND_M\" for hierarchy \"AND_M:andG\"" {  } { { "ALU.sv" "andG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_M OR_M:orG " "Elaborating entity \"OR_M\" for hierarchy \"OR_M:orG\"" {  } { { "ALU.sv" "orG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_M XOR_M:xorG " "Elaborating entity \"XOR_M\" for hierarchy \"XOR_M:xorG\"" {  } { { "ALU.sv" "xorG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispConv dispConv:numDisplay " "Elaborating entity \"dispConv\" for hierarchy \"dispConv:numDisplay\"" {  } { { "ALU.sv" "numDisplay" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/ALU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104847936 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "dispConv.sv(15) " "Verilog HDL Case Statement warning at dispConv.sv(15): case item expression covers a value already covered by a previous case item" {  } { { "dispConv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/dispConv.sv" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724104847937 "|ALU|dispConv:numDisplay"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "dispConv.sv(16) " "Verilog HDL Case Statement warning at dispConv.sv(16): case item expression covers a value already covered by a previous case item" {  } { { "dispConv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/dispConv.sv" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724104847937 "|ALU|dispConv:numDisplay"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1724104847970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724104847994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 16:00:47 2024 " "Processing ended: Mon Aug 19 16:00:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724104847994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724104847994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724104847994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724104847994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724104848583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724104849037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724104849037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 16:00:48 2024 " "Processing started: Mon Aug 19 16:00:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724104849037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1724104849037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/programas/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ejercicio1 Ejercicio1 " "Command: quartus_sh -t d:/programas/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ejercicio1 Ejercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1724104849037 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Ejercicio1 Ejercicio1 " "Quartus(args): --rtl_sim Ejercicio1 Ejercicio1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1724104849037 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1724104849213 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1724104849321 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1724104849322 ""}
{ "Warning" "0" "" "Warning: File Ejercicio1_run_msim_rtl_verilog.do already exists - backing up current file as Ejercicio1_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File Ejercicio1_run_msim_rtl_verilog.do already exists - backing up current file as Ejercicio1_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1724104849387 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/simulation/modelsim/Ejercicio1_run_msim_rtl_verilog.do" {  } { { "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/simulation/modelsim/Ejercicio1_run_msim_rtl_verilog.do" "0" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/simulation/modelsim/Ejercicio1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/simulation/modelsim/Ejercicio1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1724104849407 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1724104849408 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1724104849410 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1724104849411 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Ejercicio1_nativelink_simulation.rpt" {  } { { "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Ejercicio1_nativelink_simulation.rpt" "0" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Ejercicio1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio1/Ejercicio1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1724104849411 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/programas/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/programas/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1724104849411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724104849412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 16:00:49 2024 " "Processing ended: Mon Aug 19 16:00:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724104849412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724104849412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724104849412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1724104849412 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1724104868375 ""}
