#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560a865df110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x560a865b9110 .enum4 (2)
   "SH_PASS" 2'b00,
   "SH_LEFT" 2'b01,
   "SH_ONE" 2'b10,
   "SH_ONES" 2'b11
 ;
enum0x560a865db2c0 .enum4 (2)
   "AS_ADD" 2'b00,
   "AS_SUB" 2'b01,
   "AS_A" 2'b10,
   "AS_B" 2'b11
 ;
S_0x560a865df2a0 .scope module, "main" "main" 3 4;
 .timescale 0 0;
v0x560a86622c70_0 .net "as_ctl", 1 0, v0x560a8661f9f0_0;  1 drivers
v0x560a86622d50_0 .var "clk", 0 0;
v0x560a86622ea0_0 .net "r0_ld", 0 0, v0x560a8661fbb0_0;  1 drivers
v0x560a86622f40_0 .net "r1_ld", 0 0, v0x560a8661fc50_0;  1 drivers
v0x560a86622fe0_0 .var "reset", 0 0;
v0x560a86623110_0 .net "seq_out", 15 0, L_0x560a865fcd80;  1 drivers
v0x560a866231b0_0 .net "shift_ctl", 1 0, v0x560a8661fe20_0;  1 drivers
S_0x560a865df430 .scope module, "CTL" "controller" 3 21, 4 3 0, S_0x560a865df2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "as_ctl";
    .port_info 1 /OUTPUT 2 "shift_ctl";
    .port_info 2 /OUTPUT 1 "r1_ld";
    .port_info 3 /OUTPUT 1 "r0_ld";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
enum0x560a865dd710 .enum4 (3)
   "S0" 3'b000,
   "S1" 3'b001,
   "S2" 3'b010,
   "S3" 3'b011,
   "S4" 3'b100,
   "S5" 3'b101
 ;
v0x560a8661f9f0_0 .var "as_ctl", 1 0;
v0x560a8661faf0_0 .net "clk", 0 0, v0x560a86622d50_0;  1 drivers
v0x560a8661fbb0_0 .var "r0_ld", 0 0;
v0x560a8661fc50_0 .var "r1_ld", 0 0;
v0x560a8661fd10_0 .net "reset", 0 0, v0x560a86622fe0_0;  1 drivers
v0x560a8661fe20_0 .var "shift_ctl", 1 0;
v0x560a8661ff00_0 .var "st", 2 0;
E_0x560a865e1990 .event posedge, v0x560a8661faf0_0;
E_0x560a865e1c40 .event edge, v0x560a8661ff00_0;
S_0x560a865ef060 .scope autotask, "ctrl" "ctrl" 4 11, 4 11 0, S_0x560a865df430;
 .timescale 0 0;
v0x560a865f9b20_0 .var "as", 1 0;
v0x560a865fcea0_0 .var "r0", 0 0;
v0x560a8661f870_0 .var "r1", 0 0;
v0x560a8661f910_0 .var "sh", 1 0;
TD_main.CTL.ctrl ;
    %load/vec4 v0x560a865f9b20_0;
    %store/vec4 v0x560a8661f9f0_0, 0, 2;
    %load/vec4 v0x560a8661f910_0;
    %store/vec4 v0x560a8661fe20_0, 0, 2;
    %load/vec4 v0x560a8661f870_0;
    %store/vec4 v0x560a8661fc50_0, 0, 1;
    %load/vec4 v0x560a865fcea0_0;
    %store/vec4 v0x560a8661fbb0_0, 0, 1;
    %end;
S_0x560a866200a0 .scope module, "DP" "seq_gen_dp" 3 20, 5 1 0, S_0x560a865df2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "as_ctl";
    .port_info 4 /INPUT 2 "shift_ctl";
    .port_info 5 /INPUT 1 "r1_ld";
    .port_info 6 /INPUT 1 "r0_ld";
L_0x560a865fcd80 .functor BUFZ 16, v0x560a86620dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560a86621ce0_0 .net "alu_bus", 15 0, v0x560a86620740_0;  1 drivers
v0x560a86621df0_0 .net "as_ctl", 1 0, v0x560a8661f9f0_0;  alias, 1 drivers
v0x560a86621f00_0 .net "clk", 0 0, v0x560a86622d50_0;  alias, 1 drivers
v0x560a86621fa0_0 .net "out", 15 0, L_0x560a865fcd80;  alias, 1 drivers
v0x560a86622060_0 .net "r0_ld", 0 0, v0x560a8661fbb0_0;  alias, 1 drivers
v0x560a866221a0_0 .net "r0_v", 15 0, v0x560a86620dd0_0;  1 drivers
v0x560a86622260_0 .net "r1_ld", 0 0, v0x560a8661fc50_0;  alias, 1 drivers
v0x560a86622350_0 .net "r1_v", 15 0, v0x560a86621530_0;  1 drivers
v0x560a86622460_0 .net "reset", 0 0, v0x560a86622fe0_0;  alias, 1 drivers
v0x560a86622500_0 .net "sh_bus", 15 0, v0x560a86621be0_0;  1 drivers
v0x560a866225c0_0 .net "shift_ctl", 1 0, v0x560a8661fe20_0;  alias, 1 drivers
S_0x560a866202a0 .scope module, "ALU" "as_alu" 5 13, 6 1 0, S_0x560a866200a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /INPUT 2 "ctl";
v0x560a866204c0_0 .net "a", 15 0, v0x560a86621be0_0;  alias, 1 drivers
v0x560a866205c0_0 .net "b", 15 0, v0x560a86621530_0;  alias, 1 drivers
v0x560a866206a0_0 .net "ctl", 1 0, v0x560a8661f9f0_0;  alias, 1 drivers
v0x560a86620740_0 .var "out", 15 0;
E_0x560a865e16d0 .event edge, v0x560a8661f9f0_0, v0x560a866204c0_0, v0x560a866205c0_0;
S_0x560a866208b0 .scope module, "R0" "ld_reg" 5 14, 7 1 0, S_0x560a866200a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /INPUT 16 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "ld";
v0x560a86620b30_0 .net "clk", 0 0, v0x560a86622d50_0;  alias, 1 drivers
v0x560a86620c00_0 .net "d", 15 0, v0x560a86620740_0;  alias, 1 drivers
v0x560a86620cd0_0 .net "ld", 0 0, v0x560a8661fbb0_0;  alias, 1 drivers
v0x560a86620dd0_0 .var "q", 15 0;
v0x560a86620e70_0 .net "reset", 0 0, v0x560a86622fe0_0;  alias, 1 drivers
S_0x560a86620ff0 .scope module, "R1" "ld_reg" 5 12, 7 1 0, S_0x560a866200a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /INPUT 16 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "ld";
v0x560a86621280_0 .net "clk", 0 0, v0x560a86622d50_0;  alias, 1 drivers
v0x560a86621370_0 .net "d", 15 0, v0x560a86620dd0_0;  alias, 1 drivers
v0x560a86621430_0 .net "ld", 0 0, v0x560a8661fc50_0;  alias, 1 drivers
v0x560a86621530_0 .var "q", 15 0;
v0x560a86621600_0 .net "reset", 0 0, v0x560a86622fe0_0;  alias, 1 drivers
S_0x560a86621780 .scope module, "SH" "shifter" 5 11, 8 1 0, S_0x560a866200a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 2 "ctl";
v0x560a86621a10_0 .net "ctl", 1 0, v0x560a8661fe20_0;  alias, 1 drivers
v0x560a86621af0_0 .net "in", 15 0, v0x560a86620dd0_0;  alias, 1 drivers
v0x560a86621be0_0 .var "out", 15 0;
E_0x560a865ca120 .event edge, v0x560a8661fe20_0, v0x560a86620dd0_0;
S_0x560a866227f0 .scope task, "clock_cycle" "clock_cycle" 3 11, 3 11 0, S_0x560a865df2a0;
 .timescale 0 0;
TD_main.clock_cycle ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86622d50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86622d50_0, 0, 1;
    %delay 5, 0;
    %end;
S_0x560a866229d0 .scope autotask, "display_state" "display_state" 3 15, 3 15 0, S_0x560a865df2a0;
 .timescale 0 0;
v0x560a86622bb0_0 .var/str "msg";
TD_main.display_state ;
    %vpi_call/w 3 16 "$display", "%6s state=%d R0=%4x R1=%4x as=%b sh=%b r0_ld=%b r1_ld=%b reset=%b out=%d", v0x560a86622bb0_0, v0x560a8661ff00_0, v0x560a866221a0_0, v0x560a86622350_0, v0x560a86622c70_0, v0x560a866231b0_0, v0x560a86622ea0_0, v0x560a86622f40_0, v0x560a86622fe0_0, v0x560a86623110_0 {0 0 0};
    %end;
    .scope S_0x560a86621780;
T_3 ;
Ewait_0 .event/or E_0x560a865ca120, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560a86621a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x560a86621af0_0;
    %store/vec4 v0x560a86621be0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x560a86621af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560a86621be0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x560a86621be0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x560a86621be0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560a86620ff0;
T_4 ;
    %wait E_0x560a865e1990;
    %load/vec4 v0x560a86621600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560a86621530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560a86621430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560a86621370_0;
    %assign/vec4 v0x560a86621530_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560a866202a0;
T_5 ;
Ewait_1 .event/or E_0x560a865e16d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560a866206a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x560a866204c0_0;
    %load/vec4 v0x560a866205c0_0;
    %add;
    %store/vec4 v0x560a86620740_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x560a866204c0_0;
    %load/vec4 v0x560a866205c0_0;
    %sub;
    %store/vec4 v0x560a86620740_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x560a866204c0_0;
    %store/vec4 v0x560a86620740_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x560a866205c0_0;
    %store/vec4 v0x560a86620740_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560a866208b0;
T_6 ;
    %wait E_0x560a865e1990;
    %load/vec4 v0x560a86620e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560a86620dd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560a86620cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560a86620c00_0;
    %assign/vec4 v0x560a86620dd0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560a865df430;
T_7 ;
Ewait_2 .event/or E_0x560a865e1c40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x560a8661ff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.1 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.2 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.3 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.4 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.5 ;
    %alloc S_0x560a865ef060;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a865f9b20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a8661f910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a8661f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a865fcea0_0, 0, 1;
    %fork TD_main.CTL.ctrl, S_0x560a865ef060;
    %join;
    %free S_0x560a865ef060;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560a865df430;
T_8 ;
    %wait E_0x560a865e1990;
    %load/vec4 v0x560a8661fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560a8661ff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560a8661ff00_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560a865df2a0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86622fe0_0, 0, 1;
    %fork TD_main.clock_cycle, S_0x560a866227f0;
    %join;
    %alloc S_0x560a866229d0;
    %pushi/str "reset";
    %store/str v0x560a86622bb0_0;
    %fork TD_main.display_state, S_0x560a866229d0;
    %join;
    %free S_0x560a866229d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86622fe0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_main.clock_cycle, S_0x560a866227f0;
    %join;
    %alloc S_0x560a866229d0;
    %pushi/str "";
    %store/str v0x560a86622bb0_0;
    %fork TD_main.display_state, S_0x560a866229d0;
    %join;
    %free S_0x560a866229d0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb_fsm_seq.v";
    "./fsm_seq.v";
    "./seq_gen_dp.v";
    "./as_alu.v";
    "./ld_reg.v";
    "./shifter.v";
