

================================================================
== Vivado HLS Report for 'deta_LUT'
================================================================
* Date:           Mon Aug 20 16:37:53 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_deta_LUT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      77|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      72|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|      72|      78|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |deta_LUT_mul_mul_cud_U1  |deta_LUT_mul_mul_cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |deta_table1_U  |deta_LUT_deta_tabbkb  |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_119_p2       |     -    |      0|  0|  23|           1|          23|
    |neg_ti_fu_151_p2        |     -    |      0|  0|   9|           1|           9|
    |r_V_fu_168_p2           |     -    |      0|  0|   9|           7|           9|
    |sel_tmp2_fu_218_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_203_p2          |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_231_p2         |    or    |      0|  0|   1|           1|           1|
    |p_v_fu_140_p3           |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_cast_fu_223_p3  |  select  |      0|  0|   4|           1|           1|
    |storemerge1_fu_236_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_9_fu_161_p3         |  select  |      0|  0|   9|           1|           9|
    |sel_tmp1_fu_213_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  77|          19|          73|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_8_reg_273   |   9|   0|    9|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_12_reg_288  |   1|   0|    1|          0|
    |icmp_reg_299                              |   1|   0|    1|          0|
    |r_V_reg_283                               |   9|   0|    9|          0|
    |tmp_12_reg_288                            |   1|   0|    1|          0|
    |tmp_13_reg_294                            |   3|   0|    3|          0|
    |tmp_1_reg_268                             |  23|   0|   23|          0|
    |tmp_6_reg_262                             |   1|   0|    1|          0|
    |tmp_7_reg_278                             |   8|   0|    8|          0|
    |tmp_8_reg_273                             |   9|   0|    9|          0|
    |tmp_6_reg_262                             |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  72|   1|   73|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                                  Source Object                                                 |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_done       | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> | return value |
|data_V        |  in |   11|   ap_none  |                                                     data_V                                                     |    pointer   |
|res_V         | out |   14|   ap_vld   |                                                      res_V                                                     |    pointer   |
|res_V_ap_vld  | out |    1|   ap_vld   |                                                      res_V                                                     |    pointer   |
+--------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %data_V_read = call i11 @_ssdm_op_Read.ap_auto.i11P(i11* %data_V)

ST_1: sext_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %sext_cast = sext i11 %data_V_read to i24

ST_1: mul (10)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast

ST_1: tmp_6 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read, i32 10)


 <State 2>: 2.94ns
ST_2: mul (10)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (10)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast

ST_3: tmp_1 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_1 = trunc i24 %mul to i23

ST_3: tmp_8 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %mul, i32 15, i32 23)


 <State 4>: 1.51ns
ST_4: neg_mul (12)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %neg_mul = sub i23 0, %tmp_1

ST_4: tmp_7 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %neg_mul, i32 15, i32 22)


 <State 5>: 3.37ns
ST_5: tmp (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %tmp = sext i8 %tmp_7 to i12

ST_5: tmp_5 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %tmp_5 = sext i9 %tmp_8 to i12

ST_5: p_v (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %p_v = select i1 %tmp_6, i12 %tmp, i12 %tmp_5

ST_5: tmp_10 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_10 = trunc i12 %p_v to i9

ST_5: neg_ti (20)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %neg_ti = sub i9 0, %tmp_10

ST_5: tmp_11 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_11 = trunc i12 %p_v to i9

ST_5: tmp_9 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %tmp_9 = select i1 %tmp_6, i9 %neg_ti, i9 %tmp_11

ST_5: r_V (23)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:88 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %r_V = sub i9 64, %tmp_9

ST_5: tmp_12 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_5: tmp_13 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V, i32 6, i32 8)


 <State 6>: 2.39ns
ST_6: tmp_2 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V, i4 0)

ST_6: index (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %index = sext i13 %tmp_2 to i32

ST_6: icmp (28)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %icmp = icmp sgt i3 %tmp_13, 0

ST_6: tmp_3 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %tmp_3 = zext i32 %index to i64

ST_6: deta_table1_addr (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %deta_table1_addr = getelementptr [1024 x i5]* @deta_table1, i64 0, i64 %tmp_3

ST_6: deta_table1_load (31)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %deta_table1_load = load i5* %deta_table1_addr, align 1


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i11* %data_V), !map !388

ST_7: StgValue_35 (5)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %res_V), !map !392

ST_7: StgValue_36 (6)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @deta_LUT_str) nounwind

ST_7: StgValue_37 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:85
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind

ST_7: deta_table1_load (31)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %deta_table1_load = load i5* %deta_table1_addr, align 1

ST_7: sel_tmp1 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %sel_tmp1 = xor i1 %tmp_12, true

ST_7: sel_tmp2 (33)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:91 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp_cast (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  %sel_tmp_cast = select i1 %sel_tmp2, i5 0, i5 -5

ST_7: tmp_4 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %tmp_4 = or i1 %sel_tmp2, %tmp_12

ST_7: storemerge1 (36)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:91 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:32  %storemerge1 = select i1 %tmp_4, i5 %sel_tmp_cast, i5 %deta_table1_load

ST_7: storemerge1_cast (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:33  %storemerge1_cast = zext i5 %storemerge1 to i14

ST_7: StgValue_45 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:34  call void @_ssdm_op_Write.ap_auto.i14P(i14* %res_V, i14 %storemerge1_cast)

ST_7: StgValue_46 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:94
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:35  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ deta_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read      (read          ) [ 00000000]
sext_cast        (sext          ) [ 01110000]
tmp_6            (bitselect     ) [ 01111100]
mul              (mul           ) [ 00000000]
tmp_1            (trunc         ) [ 01001000]
tmp_8            (partselect    ) [ 01001100]
neg_mul          (sub           ) [ 00000000]
tmp_7            (partselect    ) [ 01000100]
tmp              (sext          ) [ 00000000]
tmp_5            (sext          ) [ 00000000]
p_v              (select        ) [ 00000000]
tmp_10           (trunc         ) [ 00000000]
neg_ti           (sub           ) [ 00000000]
tmp_11           (trunc         ) [ 00000000]
tmp_9            (select        ) [ 00000000]
r_V              (sub           ) [ 01000010]
tmp_12           (bitselect     ) [ 01000011]
tmp_13           (partselect    ) [ 01000010]
tmp_2            (bitconcatenate) [ 00000000]
index            (sext          ) [ 00000000]
icmp             (icmp          ) [ 01000001]
tmp_3            (zext          ) [ 00000000]
deta_table1_addr (getelementptr ) [ 01000001]
StgValue_34      (specbitsmap   ) [ 00000000]
StgValue_35      (specbitsmap   ) [ 00000000]
StgValue_36      (spectopmodule ) [ 00000000]
StgValue_37      (specpipeline  ) [ 00000000]
deta_table1_load (load          ) [ 00000000]
sel_tmp1         (xor           ) [ 00000000]
sel_tmp2         (and           ) [ 00000000]
sel_tmp_cast     (select        ) [ 00000000]
tmp_4            (or            ) [ 00000000]
storemerge1      (select        ) [ 00000000]
storemerge1_cast (zext          ) [ 00000000]
StgValue_45      (write         ) [ 00000000]
StgValue_46      (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="deta_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deta_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="deta_LUT_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_45_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="14" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="deta_table1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deta_table1_addr/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deta_table1_load/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_6_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="11" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="0" index="3" bw="6" slack="0"/>
<pin id="115" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="neg_mul_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="23" slack="1"/>
<pin id="122" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="23" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="2"/>
<pin id="139" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_v_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="4"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_10_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="neg_ti_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_11_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="4"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_12_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_13_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="index_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sel_tmp1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sel_tmp2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sel_tmp_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="2"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="storemerge1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="storemerge1_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge1_cast/7 "/>
</bind>
</comp>

<comp id="249" class="1007" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="sext_cast_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="1"/>
<pin id="259" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="1"/>
<pin id="270" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_8_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="2"/>
<pin id="275" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_7_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="r_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="1"/>
<pin id="285" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_12_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_13_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="304" class="1005" name="deta_table1_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="deta_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="70" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="70" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="140" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="151" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="168" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="218" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="223" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="90" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="95" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="256"><net_src comp="249" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="260"><net_src comp="95" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="265"><net_src comp="99" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="271"><net_src comp="107" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="276"><net_src comp="110" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="281"><net_src comp="124" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="286"><net_src comp="168" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="291"><net_src comp="174" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="297"><net_src comp="182" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="302"><net_src comp="203" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="307"><net_src comp="83" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {7 }
 - Input state : 
	Port: deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> : data_V | {1 }
	Port: deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024> : deta_table1 | {6 7 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_1 : 1
		tmp_8 : 1
	State 4
		tmp_7 : 1
	State 5
		p_v : 1
		tmp_10 : 2
		neg_ti : 3
		tmp_11 : 2
		tmp_9 : 4
		r_V : 5
		tmp_12 : 6
		tmp_13 : 6
	State 6
		index : 1
		tmp_3 : 2
		deta_table1_addr : 3
		deta_table1_load : 4
	State 7
		storemerge1_cast : 1
		StgValue_45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      neg_mul_fu_119     |    0    |    0    |    23   |
|    sub   |      neg_ti_fu_151      |    0    |    0    |    9    |
|          |        r_V_fu_168       |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |        p_v_fu_140       |    0    |    0    |    12   |
|  select  |       tmp_9_fu_161      |    0    |    0    |    9    |
|          |   sel_tmp_cast_fu_223   |    0    |    0    |    5    |
|          |    storemerge1_fu_236   |    0    |    0    |    5    |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       icmp_fu_203       |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     sel_tmp1_fu_213     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    and   |     sel_tmp2_fu_218     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    or    |       tmp_4_fu_231      |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_249       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  data_V_read_read_fu_70 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_45_write_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_cast_fu_95     |    0    |    0    |    0    |
|   sext   |        tmp_fu_134       |    0    |    0    |    0    |
|          |       tmp_5_fu_137      |    0    |    0    |    0    |
|          |       index_fu_199      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_6_fu_99       |    0    |    0    |    0    |
|          |      tmp_12_fu_174      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_107      |    0    |    0    |    0    |
|   trunc  |      tmp_10_fu_147      |    0    |    0    |    0    |
|          |      tmp_11_fu_157      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_8_fu_110      |    0    |    0    |    0    |
|partselect|       tmp_7_fu_124      |    0    |    0    |    0    |
|          |      tmp_13_fu_182      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_2_fu_192      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_3_fu_208      |    0    |    0    |    0    |
|          | storemerge1_cast_fu_244 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    77   |
|----------|-------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|deta_table1|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|deta_table1_addr_reg_304|   10   |
|      icmp_reg_299      |    1   |
|       r_V_reg_283      |    9   |
|    sext_cast_reg_257   |   24   |
|     tmp_12_reg_288     |    1   |
|     tmp_13_reg_294     |    3   |
|      tmp_1_reg_268     |   23   |
|      tmp_6_reg_262     |    1   |
|      tmp_7_reg_278     |    8   |
|      tmp_8_reg_273     |    9   |
+------------------------+--------+
|          Total         |   89   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    10   |
|    grp_fu_249    |  p1  |   2  |  11  |   22   ||    11   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  1.784  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   77   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   21   |
|  Register |    -   |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    1   |   89   |   98   |
+-----------+--------+--------+--------+--------+--------+
