// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > dense_input_V;
    sc_in< sc_logic > dense_input_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_0_V;
    sc_out< sc_logic > layer5_out_0_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_1_V;
    sc_out< sc_logic > layer5_out_1_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_2_V;
    sc_out< sc_logic > layer5_out_2_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71;
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s* call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s* grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<64> > dense_input_V_preg;
    sc_signal< sc_lv<64> > dense_input_V_in_sig;
    sc_signal< sc_logic > dense_input_V_ap_vld_preg;
    sc_signal< sc_logic > dense_input_V_ap_vld_in_sig;
    sc_signal< sc_logic > dense_input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > layer3_out_0_V_reg_772;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<16> > layer3_out_2_V_reg_777;
    sc_signal< sc_lv<16> > layer3_out_3_V_reg_782;
    sc_signal< sc_lv<16> > layer3_out_4_V_reg_787;
    sc_signal< sc_lv<16> > layer3_out_5_V_reg_792;
    sc_signal< sc_lv<16> > layer3_out_6_V_reg_797;
    sc_signal< sc_lv<16> > layer3_out_8_V_reg_802;
    sc_signal< sc_lv<16> > layer3_out_10_V_reg_807;
    sc_signal< sc_lv<16> > layer3_out_14_V_reg_812;
    sc_signal< sc_lv<16> > layer3_out_15_V_reg_817;
    sc_signal< sc_lv<16> > layer3_out_17_V_reg_822;
    sc_signal< sc_lv<16> > layer3_out_18_V_reg_827;
    sc_signal< sc_lv<16> > layer3_out_19_V_reg_832;
    sc_signal< sc_lv<16> > layer3_out_21_V_reg_837;
    sc_signal< sc_lv<16> > layer3_out_23_V_reg_842;
    sc_signal< sc_lv<16> > layer3_out_24_V_reg_847;
    sc_signal< sc_lv<16> > layer3_out_26_V_reg_852;
    sc_signal< sc_lv<16> > layer3_out_27_V_reg_857;
    sc_signal< sc_lv<16> > layer3_out_29_V_reg_862;
    sc_signal< sc_lv<16> > layer3_out_30_V_reg_867;
    sc_signal< sc_lv<16> > layer3_out_32_V_reg_872;
    sc_signal< sc_lv<16> > layer3_out_34_V_reg_877;
    sc_signal< sc_lv<16> > layer3_out_35_V_reg_882;
    sc_signal< sc_lv<16> > layer3_out_40_V_reg_887;
    sc_signal< sc_lv<16> > layer3_out_42_V_reg_892;
    sc_signal< sc_lv<16> > layer3_out_43_V_reg_897;
    sc_signal< sc_lv<16> > layer3_out_45_V_reg_902;
    sc_signal< sc_lv<16> > layer3_out_47_V_reg_907;
    sc_signal< sc_lv<16> > layer3_out_48_V_reg_912;
    sc_signal< sc_lv<16> > layer3_out_52_V_reg_917;
    sc_signal< sc_lv<16> > layer3_out_53_V_reg_922;
    sc_signal< sc_lv<16> > layer3_out_54_V_reg_927;
    sc_signal< sc_lv<16> > layer3_out_56_V_reg_932;
    sc_signal< sc_lv<16> > layer3_out_57_V_reg_937;
    sc_signal< sc_lv<16> > layer3_out_62_V_reg_942;
    sc_signal< sc_lv<16> > layer3_out_63_V_reg_947;
    sc_signal< sc_lv<16> > layer3_out_64_V_reg_952;
    sc_signal< sc_lv<16> > layer3_out_66_V_reg_957;
    sc_signal< sc_lv<16> > layer3_out_67_V_reg_962;
    sc_signal< sc_lv<16> > layer3_out_69_V_reg_967;
    sc_signal< sc_lv<16> > layer3_out_73_V_reg_972;
    sc_signal< sc_lv<16> > layer3_out_75_V_reg_977;
    sc_signal< sc_lv<16> > layer3_out_79_V_reg_982;
    sc_signal< sc_lv<16> > layer3_out_80_V_reg_987;
    sc_signal< sc_lv<16> > layer3_out_82_V_reg_992;
    sc_signal< sc_lv<16> > layer3_out_83_V_reg_997;
    sc_signal< sc_lv<16> > layer3_out_84_V_reg_1002;
    sc_signal< sc_lv<16> > layer3_out_85_V_reg_1007;
    sc_signal< sc_lv<16> > layer3_out_87_V_reg_1012;
    sc_signal< sc_lv<16> > layer3_out_88_V_reg_1017;
    sc_signal< sc_lv<16> > layer3_out_91_V_reg_1022;
    sc_signal< sc_lv<16> > layer3_out_93_V_reg_1027;
    sc_signal< sc_lv<16> > layer3_out_94_V_reg_1032;
    sc_signal< sc_lv<16> > layer3_out_98_V_reg_1037;
    sc_signal< sc_lv<16> > layer3_out_102_V_reg_1042;
    sc_signal< sc_lv<16> > layer3_out_103_V_reg_1047;
    sc_signal< sc_lv<16> > layer3_out_105_V_reg_1052;
    sc_signal< sc_lv<16> > layer3_out_107_V_reg_1057;
    sc_signal< sc_lv<16> > layer3_out_125_V_reg_1062;
    sc_signal< sc_lv<16> > layer4_out_0_V_reg_1067;
    sc_signal< sc_lv<16> > layer4_out_1_V_reg_1072;
    sc_signal< sc_lv<16> > layer4_out_2_V_reg_1077;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_31;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_32;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_33;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_34;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_35;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_36;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_37;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_38;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_39;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_40;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_41;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_42;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_43;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_44;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_45;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_46;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_47;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_48;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_49;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_50;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_51;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_52;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_53;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_54;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_55;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_56;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_57;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_58;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1_ignore_call9;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp28;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call9;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1_ignore_call9;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp29;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call9;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp30;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call9;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp31;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call9;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp32;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call9;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp33;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call9;
    sc_signal< bool > ap_block_state19_pp0_stage6_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp34;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call9;
    sc_signal< bool > ap_block_state20_pp0_stage7_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp35;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call9;
    sc_signal< bool > ap_block_state21_pp0_stage8_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp36;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0_ignore_call9;
    sc_signal< bool > ap_block_state22_pp0_stage9_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage9_11001_ignoreCallOp37;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call9;
    sc_signal< bool > ap_block_state23_pp0_stage10_iter1_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp38;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_2;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0_ignore_call129;
    sc_signal< bool > ap_block_state24_pp0_stage11_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage11_11001_ignoreCallOp158;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call129;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1_ignore_call129;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp159;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call129;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1_ignore_call129;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp160;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call129;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp161;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call129;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp162;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call129;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp163;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call129;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp164;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call129;
    sc_signal< bool > ap_block_state19_pp0_stage6_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp165;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call129;
    sc_signal< bool > ap_block_state20_pp0_stage7_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp166;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call129;
    sc_signal< bool > ap_block_state21_pp0_stage8_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp167;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0_ignore_call129;
    sc_signal< bool > ap_block_state22_pp0_stage9_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage9_11001_ignoreCallOp168;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call129;
    sc_signal< bool > ap_block_state23_pp0_stage10_iter1_ignore_call129;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp169;
    sc_signal< sc_logic > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_35;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_36;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_37;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_38;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_39;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_40;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_41;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_42;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_43;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_44;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_45;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_46;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_47;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_48;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_49;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_50;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_51;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_52;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_53;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_54;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_55;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_56;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_57;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140_ap_return_58;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_start;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_done;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_idle;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_ready;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_ce;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_return_0;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_return_1;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_return_2;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0_ignore_call133;
    sc_signal< bool > ap_block_state24_pp0_stage11_iter1_ignore_call133;
    sc_signal< bool > ap_block_pp0_stage11_11001_ignoreCallOp173;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call133;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1_ignore_call133;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2_ignore_call133;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp174;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call133;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1_ignore_call133;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2_ignore_call133;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp183;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to2;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage4;
    static const sc_lv<12> ap_ST_fsm_pp0_stage5;
    static const sc_lv<12> ap_ST_fsm_pp0_stage6;
    static const sc_lv<12> ap_ST_fsm_pp0_stage7;
    static const sc_lv<12> ap_ST_fsm_pp0_stage8;
    static const sc_lv<12> ap_ST_fsm_pp0_stage9;
    static const sc_lv<12> ap_ST_fsm_pp0_stage10;
    static const sc_lv<12> ap_ST_fsm_pp0_stage11;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const bool ap_const_boolean_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp159();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp174();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp28();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp169();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp38();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_11001_ignoreCallOp158();
    void thread_ap_block_pp0_stage11_11001_ignoreCallOp173();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp160();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp183();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp29();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp161();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp30();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp162();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp31();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp163();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp32();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp164();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp33();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp165();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp34();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp166();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp35();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp167();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp36();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_11001_ignoreCallOp168();
    void thread_ap_block_pp0_stage9_11001_ignoreCallOp37();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state10_pp0_stage9_iter0_ignore_call129();
    void thread_ap_block_state10_pp0_stage9_iter0_ignore_call9();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call129();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call9();
    void thread_ap_block_state12_pp0_stage11_iter0();
    void thread_ap_block_state12_pp0_stage11_iter0_ignore_call129();
    void thread_ap_block_state12_pp0_stage11_iter0_ignore_call133();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage0_iter1_ignore_call129();
    void thread_ap_block_state13_pp0_stage0_iter1_ignore_call133();
    void thread_ap_block_state13_pp0_stage0_iter1_ignore_call9();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1_ignore_call129();
    void thread_ap_block_state14_pp0_stage1_iter1_ignore_call133();
    void thread_ap_block_state14_pp0_stage1_iter1_ignore_call9();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1_ignore_call129();
    void thread_ap_block_state15_pp0_stage2_iter1_ignore_call9();
    void thread_ap_block_state16_pp0_stage3_iter1();
    void thread_ap_block_state16_pp0_stage3_iter1_ignore_call129();
    void thread_ap_block_state16_pp0_stage3_iter1_ignore_call9();
    void thread_ap_block_state17_pp0_stage4_iter1();
    void thread_ap_block_state17_pp0_stage4_iter1_ignore_call129();
    void thread_ap_block_state17_pp0_stage4_iter1_ignore_call9();
    void thread_ap_block_state18_pp0_stage5_iter1();
    void thread_ap_block_state18_pp0_stage5_iter1_ignore_call129();
    void thread_ap_block_state18_pp0_stage5_iter1_ignore_call9();
    void thread_ap_block_state19_pp0_stage6_iter1();
    void thread_ap_block_state19_pp0_stage6_iter1_ignore_call129();
    void thread_ap_block_state19_pp0_stage6_iter1_ignore_call9();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call129();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call133();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call9();
    void thread_ap_block_state20_pp0_stage7_iter1();
    void thread_ap_block_state20_pp0_stage7_iter1_ignore_call129();
    void thread_ap_block_state20_pp0_stage7_iter1_ignore_call9();
    void thread_ap_block_state21_pp0_stage8_iter1();
    void thread_ap_block_state21_pp0_stage8_iter1_ignore_call129();
    void thread_ap_block_state21_pp0_stage8_iter1_ignore_call9();
    void thread_ap_block_state22_pp0_stage9_iter1();
    void thread_ap_block_state22_pp0_stage9_iter1_ignore_call129();
    void thread_ap_block_state22_pp0_stage9_iter1_ignore_call9();
    void thread_ap_block_state23_pp0_stage10_iter1();
    void thread_ap_block_state23_pp0_stage10_iter1_ignore_call129();
    void thread_ap_block_state23_pp0_stage10_iter1_ignore_call9();
    void thread_ap_block_state24_pp0_stage11_iter1();
    void thread_ap_block_state24_pp0_stage11_iter1_ignore_call129();
    void thread_ap_block_state24_pp0_stage11_iter1_ignore_call133();
    void thread_ap_block_state25_pp0_stage0_iter2();
    void thread_ap_block_state25_pp0_stage0_iter2_ignore_call129();
    void thread_ap_block_state25_pp0_stage0_iter2_ignore_call133();
    void thread_ap_block_state25_pp0_stage0_iter2_ignore_call9();
    void thread_ap_block_state26_pp0_stage1_iter2();
    void thread_ap_block_state26_pp0_stage1_iter2_ignore_call129();
    void thread_ap_block_state26_pp0_stage1_iter2_ignore_call133();
    void thread_ap_block_state26_pp0_stage1_iter2_ignore_call9();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call129();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call133();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call9();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call129();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call9();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call129();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call9();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call129();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call9();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call129();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call9();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call129();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call9();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call129();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call9();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call129();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_idle_pp0_1to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_dense_input_V_ap_vld_in_sig();
    void thread_dense_input_V_blk_n();
    void thread_dense_input_V_in_sig();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_start();
    void thread_layer5_out_0_V();
    void thread_layer5_out_0_V_ap_vld();
    void thread_layer5_out_1_V();
    void thread_layer5_out_1_V_ap_vld();
    void thread_layer5_out_2_V();
    void thread_layer5_out_2_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
