> **[ğŸ‡¬ğŸ‡§ English Version](README.md)**

# ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ Synthesis (`synthesis/`)

Ø§ÛŒÙ† Ø¯Ø§ÛŒØ±Ú©ØªÙˆØ±ÛŒ Ø¨Ø±Ø§ÛŒ Ø®Ø±ÙˆØ¬ÛŒâ€ŒÙ‡Ø§ÛŒ synthesis Ù‡Ù†Ú¯Ø§Ù… target Ú©Ø±Ø¯Ù† FPGA Ø§Ø³Øª.

---

## Ù‡Ø¯Ù

Ù‡Ù†Ú¯Ø§Ù… synthesis Ø·Ø±Ø§Ø­ÛŒ Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒØŒ ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ Ø®Ø±ÙˆØ¬ÛŒ Ø§ÛŒÙ†Ø¬Ø§ Ù‚Ø±Ø§Ø± Ù…ÛŒâ€ŒÚ¯ÛŒØ±Ù†Ø¯:
- ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ constraint (`.xdc`ØŒ `.qsf`)
- Netlistâ€ŒÙ‡Ø§
- Bitstreamâ€ŒÙ‡Ø§
- Reportâ€ŒÙ‡Ø§

---

## Ø´Ø±ÙˆØ¹ Ø³Ø±ÛŒØ¹: Ø¨Ø±Ø±Ø³ÛŒ Ù‚Ø§Ø¨Ù„ÛŒØª Synthesis

```bash
# ØªØ£ÛŒÛŒØ¯ Ø§ÛŒÙ†Ú©Ù‡ design Ù‚Ø§Ø¨Ù„ synthesis Ø§Ø³Øª
ghdl --synth --std=08 -e top_level
```

Ø§Ú¯Ø± Ø§ÛŒÙ† Ø¨Ø¯ÙˆÙ† Ø®Ø·Ø§ Ú©Ø§Ù…Ù„ Ø´ÙˆØ¯ØŒ design Ù‚Ø§Ø¨Ù„ synthesis Ø§Ø³Øª.

![Ø®Ø±ÙˆØ¬ÛŒ Ø¨Ø±Ø±Ø³ÛŒ Synthesis](../presentation/assets/Synthesis-Check-Output.png)

<details>
<summary>Synthesis Ú†ÛŒØ³ØªØŸ</summary>

**Synthesis** Ú©Ø¯ VHDL Ø±Ø§ Ø¨Ù‡ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ ØªØ¨Ø¯ÛŒÙ„ Ù…ÛŒâ€ŒÚ©Ù†Ø¯:

1. **Analyze**: parse Ú©Ø±Ø¯Ù† Ú©Ø¯ VHDL
2. **Elaborate**: expand Ú©Ø±Ø¯Ù† genericâ€ŒÙ‡Ø§ØŒ connect Ú©Ø±Ø¯Ù† componentâ€ŒÙ‡Ø§
3. **Synthesis**: map Ú©Ø±Ø¯Ù† Ø¨Ù‡ logic gateâ€ŒÙ‡Ø§ (LUTØŒ flip-flop)
4. **Place & Route**: ØªØ®ØµÛŒØµ Ø¨Ù‡ Ù…Ù†Ø§Ø¨Ø¹ ÙÛŒØ²ÛŒÚ©ÛŒ FPGA
5. **ØªÙˆÙ„ÛŒØ¯ Bitstream**: Ø§ÛŒØ¬Ø§Ø¯ ÙØ§ÛŒÙ„ Ø¨Ø±Ø§ÛŒ programming FPGA

`--synth` GHDL Ù…Ø±Ø§Ø­Ù„ Û±-Û³ Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ù…ÛŒâ€ŒÚ©Ù†Ø¯. Synthesis Ú©Ø§Ù…Ù„ Ù†ÛŒØ§Ø² Ø¨Ù‡ vendor toolâ€ŒÙ‡Ø§ÛŒ Ù…Ø§Ù†Ù†Ø¯ Vivado ÛŒØ§ Quartus Ø¯Ø§Ø±Ø¯.

</details>

---

## FPGA Vendor Toolâ€ŒÙ‡Ø§

### Xilinx Vivado (Ù¾ÛŒØ´Ù†Ù‡Ø§Ø¯ÛŒ Ø¨Ø±Ø§ÛŒ FPGAâ€ŒÙ‡Ø§ÛŒ Xilinx)

1. Ù¾Ø±ÙˆÚ˜Ù‡ Ø¬Ø¯ÛŒØ¯ Ø§ÛŒØ¬Ø§Ø¯ Ú©Ù†ÛŒØ¯
2. ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ source Ø§Ø² `src/` Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯
3. `top_level` Ø±Ø§ Ø¨Ù‡ Ø¹Ù†ÙˆØ§Ù† top module ØªÙ†Ø¸ÛŒÙ… Ú©Ù†ÛŒØ¯
4. ÙØ§ÛŒÙ„ constraint Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯ (Ø¨Ù‡ Ø²ÛŒØ± Ù…Ø±Ø§Ø¬Ø¹Ù‡ Ú©Ù†ÛŒØ¯)
5. Synthesis â†’ Implementation â†’ Generate Bitstream Ø±Ø§ Ø§Ø¬Ø±Ø§ Ú©Ù†ÛŒØ¯

### Intel Quartus (Ø¨Ø±Ø§ÛŒ FPGAâ€ŒÙ‡Ø§ÛŒ Intel/Altera)

1. Ù¾Ø±ÙˆÚ˜Ù‡ Ø¬Ø¯ÛŒØ¯ Ø§ÛŒØ¬Ø§Ø¯ Ú©Ù†ÛŒØ¯
2. ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ source Ø§Ø² `src/` Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯
3. `top_level` Ø±Ø§ Ø¨Ù‡ Ø¹Ù†ÙˆØ§Ù† top entity ØªÙ†Ø¸ÛŒÙ… Ú©Ù†ÛŒØ¯
4. Constraintâ€ŒÙ‡Ø§ (ÙØ§ÛŒÙ„ `.qsf`) Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯
5. Compile Ø±Ø§ Ø§Ø¬Ø±Ø§ Ú©Ù†ÛŒØ¯

---

## ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ Constraint

### Xilinx (ÙØ±Ù…Øª .xdc)

ÙØ§ÛŒÙ„ `constraints.xdc` Ø§ÛŒØ¬Ø§Ø¯ Ú©Ù†ÛŒØ¯:

```tcl
# Clock (100 Ù…Ú¯Ø§Ù‡Ø±ØªØ²)
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -period 10.000 [get_ports clk]

# Ø¯Ú©Ù…Ù‡ Reset
set_property PACKAGE_PIN U18 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports reset]

# Ø¯Ú©Ù…Ù‡ A
set_property PACKAGE_PIN T18 [get_ports button_A_raw]
set_property IOSTANDARD LVCMOS33 [get_ports button_A_raw]

# Ø¯Ú©Ù…Ù‡ B
set_property PACKAGE_PIN W19 [get_ports button_B_raw]
set_property IOSTANDARD LVCMOS33 [get_ports button_B_raw]

# Ø¯Ú©Ù…Ù‡ C
set_property PACKAGE_PIN T17 [get_ports button_C_raw]
set_property IOSTANDARD LVCMOS33 [get_ports button_C_raw]

# Ø¯Ú©Ù…Ù‡ D
set_property PACKAGE_PIN U17 [get_ports button_D_raw]
set_property IOSTANDARD LVCMOS33 [get_ports button_D_raw]

# LED ÙˆØ¶Ø¹ÛŒØª Ù‚ÙÙ„
set_property PACKAGE_PIN U16 [get_ports lock_status]
set_property IOSTANDARD LVCMOS33 [get_ports lock_status]

# Ø®Ø±ÙˆØ¬ÛŒ LED
set_property PACKAGE_PIN E19 [get_ports led]
set_property IOSTANDARD LVCMOS33 [get_ports led]
```

<details>
<summary>Ú†Ú¯ÙˆÙ†Ù‡ Pin assignmentâ€ŒÙ‡Ø§ Ø±Ø§ Ø¨Ø±Ø§ÛŒ Ø¨Ø±Ø¯ Ø®ÙˆØ¯ Ù¾ÛŒØ¯Ø§ Ú©Ù†ÛŒØ¯</summary>

Ù‡Ø± Ø¨Ø±Ø¯ FPGA pin mapping Ù…ØªÙØ§ÙˆØªÛŒ Ø¯Ø§Ø±Ø¯. Ù¾ÛŒØ¯Ø§ Ú©Ù†ÛŒØ¯:

1. Ù…Ø³ØªÙ†Ø¯Ø§Øª/schematic Ø¨Ø±Ø¯ Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯
2. ÙØ§ÛŒÙ„ "Master XDC" ÛŒØ§ "Pin Constraints" Ø±Ø§ Ø¬Ø³ØªØ¬Ùˆ Ú©Ù†ÛŒØ¯
3. "[Ù†Ø§Ù… Ø¨Ø±Ø¯] xdc file" Ø±Ø§ Ø¬Ø³ØªØ¬Ùˆ Ú©Ù†ÛŒØ¯

Ø¨Ø±Ø¯Ù‡Ø§ÛŒ Ø±Ø§ÛŒØ¬:
- Basys 3: [Ù…Ø±Ø¬Ø¹ Digilent](https://digilent.com/reference/programmable-logic/basys-3/start)
- Nexys A7: [Ù…Ø±Ø¬Ø¹ Digilent](https://digilent.com/reference/programmable-logic/nexys-a7/start)
- DE10-Lite: [Ù…Ù†Ø§Ø¨Ø¹ Terasic](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1021)

</details>

### Intel Quartus (ÙØ±Ù…Øª .qsf)

```tcl
set_location_assignment PIN_R8 -to clk
set_location_assignment PIN_J15 -to reset
set_location_assignment PIN_H21 -to button_A_raw
set_location_assignment PIN_H22 -to button_B_raw
set_location_assignment PIN_G20 -to button_C_raw
set_location_assignment PIN_G21 -to button_D_raw
set_location_assignment PIN_L21 -to lock_status
set_location_assignment PIN_L22 -to led
```

---

## Configuration Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ

Ù‚Ø¨Ù„ Ø§Ø² synthesisØŒ genericâ€ŒÙ‡Ø§ÛŒ `top_level.vhd` Ø±Ø§ update Ú©Ù†ÛŒØ¯:

```vhdl
-- Ø¨Ø±Ø§ÛŒ clock 100 Ù…Ú¯Ø§Ù‡Ø±ØªØ²:
DEBOUNCE_TIME => 2_000_000,  -- debounce 20 Ù…ÛŒÙ„ÛŒâ€ŒØ«Ø§Ù†ÛŒÙ‡
UNLOCK_TIME   => 500_000_000 -- unlock time 5 Ø«Ø§Ù†ÛŒÙ‡
```

<details>
<summary>Ù…Ø­Ø§Ø³Ø¨Ø§Øª Timing</summary>

ÙØ±Ù…ÙˆÙ„: `cycle = seconds Ã— frequency`

**Clock 100 Ù…Ú¯Ø§Ù‡Ø±ØªØ²** (period 10 Ù†Ø§Ù†ÙˆØ«Ø§Ù†ÛŒÙ‡):
- debounce 20 Ù…ÛŒÙ„ÛŒâ€ŒØ«Ø§Ù†ÛŒÙ‡: 0.020 Ã— 100,000,000 = 2,000,000
- unlock time 5 Ø«Ø§Ù†ÛŒÙ‡: 5.0 Ã— 100,000,000 = 500,000,000

**Clock 50 Ù…Ú¯Ø§Ù‡Ø±ØªØ²** (period 20 Ù†Ø§Ù†ÙˆØ«Ø§Ù†ÛŒÙ‡):
- debounce 20 Ù…ÛŒÙ„ÛŒâ€ŒØ«Ø§Ù†ÛŒÙ‡: 0.020 Ã— 50,000,000 = 1,000,000
- unlock time 5 Ø«Ø§Ù†ÛŒÙ‡: 5.0 Ã— 50,000,000 = 250,000,000

</details>

---

## Resource Utilization Ù…ÙˆØ±Ø¯ Ø§Ù†ØªØ¸Ø§Ø±

ØªØ®Ù…ÛŒÙ† Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ù…Ù†Ø§Ø¨Ø¹ (Ù…ØªÙØ§ÙˆØª Ø¨Ø± Ø§Ø³Ø§Ø³ FPGA):

| Ù…Ù†Ø¨Ø¹ | Ø§Ø³ØªÙØ§Ø¯Ù‡ |
|------|---------|
| LUT | ~50-100 |
| Flip-flop | ~30-50 |
| Clock Frequency | >200 Ù…Ú¯Ø§Ù‡Ø±ØªØ² |

Ø§ÛŒÙ† ÛŒÚ© design Ø¨Ø³ÛŒØ§Ø± Ú©ÙˆÚ†Ú© Ø§Ø³Øª - Ø±ÙˆÛŒ Ù‡Ø± FPGA Ø¬Ø§ Ù…ÛŒâ€ŒØ´ÙˆØ¯.

---

## ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ Ø®Ø±ÙˆØ¬ÛŒ

Ù¾Ø³ Ø§Ø² synthesisØŒ Ø®ÙˆØ§Ù‡ÛŒØ¯ Ø¯Ø§Ø´Øª:

| Ù†ÙˆØ¹ ÙØ§ÛŒÙ„ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|----------|---------|
| `.bit` (Xilinx) | Bitstream Ø¨Ø±Ø§ÛŒ programming FPGA |
| `.sof` (Intel) | SRAM Object File |
| `.rpt` | Resource/timing reportâ€ŒÙ‡Ø§ |
| `.dcp` | Design Checkpoint |

---

## Troubleshooting

### "Cannot find entity"

ÙØ§ÛŒÙ„â€ŒÙ‡Ø§ÛŒ source Ø±Ø§ Ù‚Ø¨Ù„ Ø§Ø² synthesis Ú©Ø§Ù…Ù¾Ø§ÛŒÙ„ Ú©Ù†ÛŒØ¯:
```bash
ghdl -a --std=08 src/digital_lock.vhd
ghdl -a --std=08 src/button_debouncer.vhd
ghdl -a --std=08 src/top_level.vhd
```

### "Timing not met"

Design Ø³Ø§Ø¯Ù‡ Ø§Ø³Øª Ùˆ Ø¨Ø§ÛŒØ¯ Ø¨Ù‡ Ø±Ø§Ø­ØªÛŒ timing Ø±Ø§ meet Ú©Ù†Ø¯. Ø§Ú¯Ø± Ù†Ù‡:
- Clock constraint Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯
- Ù…Ø·Ù…Ø¦Ù† Ø´ÙˆÛŒØ¯ clock period Ø¨Ø§ oscillator FPGA Ø´Ù…Ø§ Ù…Ø·Ø§Ø¨Ù‚Øª Ø¯Ø§Ø±Ø¯

### "Pin not found"

Pin assignmentâ€ŒÙ‡Ø§ Ù…Ø®ØªØµ Ø¨Ø±Ø¯ Ø§Ø³Øª. Ù…Ø³ØªÙ†Ø¯Ø§Øª Ø¨Ø±Ø¯ Ø®ÙˆØ¯ Ø±Ø§ Ø¨Ø±Ø§ÛŒ pin numberâ€ŒÙ‡Ø§ÛŒ ØµØ­ÛŒØ­ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯.
