{"vcs1":{"timestamp_begin":1729934538.249734837, "rt":2.15, "ut":0.35, "st":0.30}}
{"vcselab":{"timestamp_begin":1729934540.499480442, "rt":1.47, "ut":0.31, "st":0.23}}
{"link":{"timestamp_begin":1729934542.060431944, "rt":0.42, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729934537.489234151}
{"VCS_COMP_START_TIME": 1729934537.489234151}
{"VCS_COMP_END_TIME": 1729934543.894412327}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329904}}
{"stitch_vcselab": {"peak_mem": 215160}}
