--
-- Generated by VASY
--
ENTITY sum1b IS
PORT(
  a	: IN BIT;
  b	: IN BIT;
  ci	: IN BIT;
  so	: OUT BIT;
  co	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END sum1b;

ARCHITECTURE VBE OF sum1b IS

BEGIN

  co <= (((a XOR b) AND ci) OR (a AND b));
  so <= ((a XOR b) XOR ci);
END VBE;
