Analysis & Synthesis report for DieTemp
Mon May 04 18:08:54 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon May 04 18:08:54 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DieTemp                                     ;
; Top-level Entity Name              ; DieTemp                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DieTemp            ; DieTemp            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 04 18:08:34 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DieTemp -c DieTemp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "adc_qsys.qsys"
Info (12250): 2020.05.04.18:08:46 Progress: Loading Project 4/adc_qsys.qsys
Info (12250): 2020.05.04.18:08:47 Progress: Reading input file
Info (12250): 2020.05.04.18:08:47 Progress: Adding altpll_sys [altpll 18.1]
Info (12250): 2020.05.04.18:08:48 Progress: Parameterizing module altpll_sys
Info (12250): 2020.05.04.18:08:48 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2020.05.04.18:08:48 Progress: Parameterizing module clk_50
Info (12250): 2020.05.04.18:08:48 Progress: Adding clock_bridge_sys [altera_clock_bridge 18.1]
Info (12250): 2020.05.04.18:08:48 Progress: Parameterizing module clock_bridge_sys
Info (12250): 2020.05.04.18:08:48 Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Info (12250): 2020.05.04.18:08:48 Progress: Parameterizing module modular_adc_0
Info (12250): 2020.05.04.18:08:48 Progress: Building connections
Info (12250): 2020.05.04.18:08:48 Progress: Parameterizing connections
Info (12250): 2020.05.04.18:08:48 Progress: Validating
Info (12250): 2020.05.04.18:08:49 Progress: Done reading input file
Warning (12251): Adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master
Info (12250): Adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info (12250): Altpll_sys: "adc_qsys" instantiated altpll "altpll_sys"
Info (12250): Modular_adc_0: "adc_qsys" instantiated altera_modular_adc "modular_adc_0"
Info (12250): Rst_controller: "adc_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Adc_qsys: Done "adc_qsys" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "adc_qsys.qsys"
Warning (12019): Can't analyze file -- file ../Source/toggle.v is missing
Warning (12019): Can't analyze file -- file ../Source/power.v is missing
Warning (12019): Can't analyze file -- file ../Source/clock_divider.v is missing
Warning (12019): Can't analyze file -- file ../Source/DieTemp.v is missing
Warning (12019): Can't analyze file -- file ../Source/seg7.v is missing
Warning (12019): Can't analyze file -- file ../Source/bin2bcd.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/adc_qsys.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Error (10170): Verilog HDL syntax error at dietemp.v(130) near text: "always";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 130
Info (144001): Generated suppressed messages file C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/DieTemp.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings
    Error: Peak virtual memory: 4715 megabytes
    Error: Processing ended: Mon May 04 18:08:54 2020
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/DieTemp.map.smsg.


