

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          2.5MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
195f849b01c21b8068d7194d105c2a81  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_HosobV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DvHgDT"
Running: cat _ptx_DvHgDT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jjza5R
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jjza5R --output-file  /dev/null 2> _ptx_DvHgDTinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DvHgDT _ptx2_jjza5R _ptx_DvHgDTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 794155
gpu_sim_insn = 103760320
gpu_ipc =     130.6550
gpu_tot_sim_cycle = 1016305
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     102.0956
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 34767
gpu_stall_icnt2sh    = 223562
partiton_reqs_in_parallel = 17436643
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9562
partiton_level_parallism_total  =      17.1569
partiton_reqs_in_parallel_util = 17436643
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 793606
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9714
partiton_level_parallism_util_total  =      21.9714
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      13.5149 GB/Sec
L2_BW_total  =      10.5608 GB/Sec
gpu_total_sim_rate=55635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8694
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8694
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2687, 3463, 3468, 3458, 3467, 3452, 3465, 2772, 2518, 3144, 3151, 3137, 3149, 3133, 3147, 2519, 2514, 3142, 3149, 3138, 3150, 2998, 3011, 2435, 2265, 2837, 2841, 2836, 2840, 2835, 2839, 2270, 2265, 2837, 2838, 2832, 2838, 2831, 2834, 2270, 2266, 2833, 2838, 2830, 2838, 2824, 2838, 2269, 2263, 2830, 2836, 2827, 2838, 2826, 2836, 2275, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 112446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32343
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150622	W0_Idle:27137857	W0_Scoreboard:13946184	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 537 
maxdqlatency = 0 
maxmflatency = 392308 
averagemflatency = 14635 
max_icnt2mem_latency = 391789 
max_icnt2sh_latency = 1016304 
mrq_lat_table:18926 	1504 	1520 	3202 	3892 	4517 	3412 	3548 	4980 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41960 	42289 	727 	18 	1000 	2111 	1529 	16918 	3608 	126 	0 	2586 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28588 	4740 	743 	574 	47283 	3340 	72 	0 	28 	990 	2290 	1476 	17264 	3136 	126 	0 	2586 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19389 	40665 	24351 	1326 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	47 	2 	2 	6 	3 	12 	16 	5 	1 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        37        37        68        70        68        70        59        57        68        70        59        58 
dram[1]:        68        70        68        70        38        35        68        70        68        69        56        61        68        70        59        61 
dram[2]:        68        70        68        70        39        36        68        70        68        70        60        55        68        70        60        57 
dram[3]:        68        70        68        70        37        36        68        70        68        70        59        57        68        70        59        58 
dram[4]:        68        70        68        70        34        33        68        70        68        70        56        60        68        70        59        61 
dram[5]:        68        70        68        70        34        36        68        70        68        70        60        56        68        70        60        57 
dram[6]:        68        70        68        70        33        36        68        70        68        70        58        58        68        70        59        58 
dram[7]:        68        70        68        70        35        37        68        70        68        70        56        56        68        70        59        57 
dram[8]:        68        70        68        70        33        33        68        70        68        70        55        53        68        70        55        53 
dram[9]:        68        70        68        70        33        33        68        70        68        69        54        57        68        70        55        57 
dram[10]:        68        70        68        70        35        31        68        70        68        70        58        57        68        70        60        57 
maximum service time to same row:
dram[0]:    526650    526648    525719    525939    466427    466533    400463    400497    396257    396199    395589    395530    396947    396973    526317    527328 
dram[1]:    526673    527806    525630    525589    466484    466483    400589    400938    396222    396281    395664    395714    396980    397134    526312    526262 
dram[2]:    526855    526772    525841    525993    466293    466295    400595    400537    396257    396258    395573    395458    397296    397199    526285    527324 
dram[3]:    526773    526821    525897    525897    466484    466408    400508    400576    396235    396256    395475    395504    397165    397120    526333    527345 
dram[4]:    526919    527847    525922    526011    466474    466398    400588    400992    396269    396277    395593    395619    397063    397188    526317    526266 
dram[5]:    526853    526774    525921    526218    466290    466291    400592    400616    396270    396255    395297    395315    397303    397178    526290    527338 
dram[6]:    527014    527924    525979    525990    466482    466407    400480    400518    396257    396256    395680    395692    397162    397158    526322    527331 
dram[7]:    527084    526829    525853    526053    466473    466400    400694    400913    396274    396277    395585    395602    396861    396891    526315    527288 
dram[8]:    526651    526650    525647    525948    466429    466497    400552    400507    396273    396234    395850    395753    396972    396996    526342    527352 
dram[9]:    526671    527824    525537    525542    466485    466487    400468    400790    396213    396284    395714    395756    396989    396948    526333    526283 
dram[10]:    526923    526765    525898    526091    466497    466542    400600    400588    396224    396258    395609    395537    396887    396880    526274    527305 
average row accesses per activate:
dram[0]: 13.157895 14.157895 25.090910 21.153847  8.633333  9.846154 24.545454 20.384615 21.000000 18.312500 12.238095 11.347826 21.818182 22.363636 14.266666 14.333333 
dram[1]: 14.882353 13.200000 22.666666 22.916666  9.961538 10.160000 20.538462 24.363636 20.714285 14.500000 12.380953 12.571428 21.909090 21.818182 15.214286 15.571428 
dram[2]: 13.263158 14.000000 19.785715 23.083334  8.600000 10.791667 24.090910 24.363636 19.133333 16.500000 12.523809 12.095238 22.000000 22.272728 14.466666 12.470589 
dram[3]: 14.882353 16.937500 25.272728 24.818182  8.566667  9.172414 24.818182 24.454546 19.400000 19.466667 11.260870 12.333333 22.000000 22.272728 14.333333 16.461538 
dram[4]: 14.111111 13.100000 21.000000 21.538462  8.354838 10.320000 24.272728 24.181818 20.714285 18.250000 11.130435 10.916667 22.000000 21.545454 14.133333 14.600000 
dram[5]: 14.764706 14.105263 21.307692 21.461538  8.931034  9.103448 24.181818 26.500000 19.400000 22.538462 11.130435 11.130435 21.636364 22.636364 12.055555 11.888889 
dram[6]: 14.882353 16.562500 24.818182 24.818182  7.969697  9.428572 27.400000 27.200001 22.307692 22.538462 12.142858 11.909091 21.727272 21.545454 13.562500 16.384615 
dram[7]: 15.000000 12.523809 18.533333 25.363636  7.818182 11.260870 26.900000 27.000000 17.937500 16.333334 11.636364 12.190476 21.818182 22.000000 12.470589 12.055555 
dram[8]: 16.666666 15.764706 21.384615 18.400000  9.285714  9.214286 24.272728 20.923077 17.235294 17.235294 11.130435 10.360000 21.636364 22.363636 12.705882 11.157895 
dram[9]: 14.882353 14.666667 17.000000 17.000000  9.321428 11.391304 22.500000 24.818182 18.000000 16.111111 13.315789 11.347826 21.727272 21.545454 13.250000 16.692308 
dram[10]: 13.421053 13.947369 17.250000 22.916666  9.142858  9.961538 24.636364 24.454546 16.823530 16.111111 12.380953 12.047619 21.636364 22.363636 13.437500 13.187500 
average row locality = 45505/2954 = 15.404536
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       133       132       144       144       144       144       144       144       144       144       144       144       137       137       128       128 
dram[1]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       128       128 
dram[2]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       128       128 
dram[3]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       128       128 
dram[4]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       129       129 
dram[5]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       129       129 
dram[6]:       132       132       144       144       144       144       144       144       144       144       144       144       137       137       129       129 
dram[7]:       133       133       144       144       144       144       144       144       144       144       144       144       137       137       129       129 
dram[8]:       133       133       144       144       144       144       144       144       144       144       144       144       136       136       129       129 
dram[9]:       133       133       144       144       144       144       144       144       144       144       144       144       136       136       129       129 
dram[10]:       133       133       144       144       144       144       144       144       144       144       144       144       136       136       129       128 
total reads: 24590
bank skew: 144/128 = 1.12
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       117       137       132       131       115       112       126       121       150       149       113       117       103       109        86        87 
dram[1]:       121       132       128       131       115       110       123       124       146       146       116       120       104       103        85        90 
dram[2]:       120       134       133       133       114       115       121       124       143       153       119       110       105       108        89        84 
dram[3]:       121       139       134       129       113       122       129       125       147       148       115       115       105       108        87        86 
dram[4]:       122       130       129       136       115       114       123       122       146       148       112       118       105       100        83        90 
dram[5]:       119       136       133       135       115       120       122       121       147       149       112       112       101       112        88        85 
dram[6]:       121       133       129       129       119       120       130       128       146       149       111       118       102       100        88        84 
dram[7]:       122       130       134       135       114       115       125       126       143       150       112       112       103       105        83        88 
dram[8]:       117       135       134       132       116       114       123       128       149       149       112       115       102       110        87        83 
dram[9]:       120       131       128       128       117       118       126       129       144       146       109       117       103       101        83        88 
dram[10]:       122       132       132       131       112       115       127       125       142       146       116       109       102       110        86        83 
total reads: 20915
bank skew: 153/83 = 1.84
chip skew: 1923/1888 = 1.02
average mf latency per bank:
dram[0]:      12899     12466      9722      9979     14075     14645     46329     44755     84945     88086     78440     76803     18118     21090     13630     13731
dram[1]:      13030     12739      9941     10082     14266     14658     46463     49832     85896     88942     77605     79547     18004     13496     13525     13802
dram[2]:      13406     13091      9860      9867     14065     13899     45596     46951     86522     86676     78955     78399     19337     19102     13585     13746
dram[3]:      12895     12521      9840     10284     13497     13544     46613     45833     85944     88587     77625     77293     17461     19068     13457     13772
dram[4]:      13304     12877     10032      9994     13950     14015     44815     49733     86731     89443     78612     79826     19436     13684     13845     14034
dram[5]:      13538     13277      9854      9918     13751     13545     44694     43550     85712     88047     80985     77602     18285     20860     13906     13908
dram[6]:      13017     12551     10051     10311     14059     14667     44323     44645     86053     88035     79210     76922     18183     13691     13174     13672
dram[7]:      12938     12758      9905      9963     14834     14618     46757     51428     87388     88410     78906     77375     15273     13927     13937     13716
dram[8]:      13487     13138      9485      9666     14620     15176     49412     46080     85433     88432     74697     71761     18830     21637     13387     13600
dram[9]:      12967     12646      9749     10049     14723     15037     48934     50213     87047     89311     74376     75005     18699     14213     13545     13894
dram[10]:      12841     12573      9719      9820     15590     15317     46350     50173     87434     89178     79150     78270     15269     13199     14172     14278
maximum mf latency per bank:
dram[0]:      32324     32504     21714     21739     62950     62926    391901    392012    392163    392129    392052    391960    391513    391373     32964     32965
dram[1]:      32347     32283     21725     21714     62931     62929    391829    391777    392256    392244    391942    391928    391282    391269     32978     32918
dram[2]:      32322     32334     21754     21728     62953     62936    391736    392037    392161    392158    392138    391903    391376    391393     32948     32976
dram[3]:      32293     32503     21753     21774     62954     62948    391866    391824    392252    392167    391867    391971    391332    391426     32955     32901
dram[4]:      32431     32120     21729     21720     62947     62962    391822    391902    392239    392218    391950    391939    391411    391168     32928     32975
dram[5]:      32346     32353     21715     21763     62967     62942    391902    392039    392197    392101    391995    391921    391406    391358     32975     32968
dram[6]:      32355     32293     21710     21749     62955     62948    391806    391800    392226    392083    391956    391940    391329    391297     32978     32955
dram[7]:      32383     32099     21762     21711     62955     62951    391820    392120    392308    392116    391931    391770    391300    391193     32961     32969
dram[8]:      32344     32475     21713     21727     62961     62940    391930    392041    392205    392045    392169    391930    391485    391369     32956     32953
dram[9]:      32348     32314     21710     21721     62946     62937    391860    391823    392159    392218    391948    391978    391309    391295     32973     32966
dram[10]:      32285     32094     21747     21716     62964     62948    391777    392088    392234    392108    392137    391883    391349    391199     32946     32964
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461286 n_act=269 n_pre=253 n_req=4140 n_rd=8940 n_write=3880 bw_util=0.01739
n_activity=41919 dram_eff=0.6117
bk0: 532a 1469982i bk1: 528a 1469818i bk2: 576a 1470185i bk3: 576a 1469648i bk4: 576a 1470197i bk5: 576a 1469976i bk6: 576a 1470234i bk7: 576a 1469866i bk8: 576a 1469049i bk9: 576a 1468605i bk10: 576a 1469685i bk11: 576a 1469245i bk12: 548a 1470413i bk13: 548a 1470301i bk14: 512a 1470790i bk15: 512a 1470377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461323 n_act=262 n_pre=246 n_req=4128 n_rd=8936 n_write=3861 bw_util=0.01736
n_activity=41342 dram_eff=0.6191
bk0: 528a 1470041i bk1: 528a 1469973i bk2: 576a 1470268i bk3: 576a 1469626i bk4: 576a 1470068i bk5: 576a 1470037i bk6: 576a 1470455i bk7: 576a 1469859i bk8: 576a 1468850i bk9: 576a 1468561i bk10: 576a 1469393i bk11: 576a 1469284i bk12: 548a 1470731i bk13: 548a 1470521i bk14: 512a 1470707i bk15: 512a 1470507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461287 n_act=269 n_pre=253 n_req=4139 n_rd=8936 n_write=3883 bw_util=0.01739
n_activity=41782 dram_eff=0.6136
bk0: 528a 1470246i bk1: 528a 1469921i bk2: 576a 1470027i bk3: 576a 1469708i bk4: 576a 1470002i bk5: 576a 1469652i bk6: 576a 1470295i bk7: 576a 1469972i bk8: 576a 1469200i bk9: 576a 1468671i bk10: 576a 1469298i bk11: 576a 1469301i bk12: 548a 1470631i bk13: 548a 1470265i bk14: 512a 1470355i bk15: 512a 1470317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461266 n_act=260 n_pre=244 n_req=4157 n_rd=8936 n_write=3922 bw_util=0.01744
n_activity=41885 dram_eff=0.614
bk0: 528a 1470284i bk1: 528a 1469816i bk2: 576a 1470278i bk3: 576a 1469725i bk4: 576a 1470131i bk5: 576a 1469556i bk6: 576a 1470307i bk7: 576a 1469868i bk8: 576a 1469014i bk9: 576a 1468897i bk10: 576a 1469947i bk11: 576a 1469725i bk12: 548a 1470697i bk13: 548a 1470376i bk14: 512a 1470848i bk15: 512a 1470325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461304 n_act=271 n_pre=255 n_req=4129 n_rd=8944 n_write=3854 bw_util=0.01736
n_activity=41922 dram_eff=0.6106
bk0: 528a 1470375i bk1: 528a 1470020i bk2: 576a 1470220i bk3: 576a 1469668i bk4: 576a 1469892i bk5: 576a 1470064i bk6: 576a 1470556i bk7: 576a 1469949i bk8: 576a 1469048i bk9: 576a 1468785i bk10: 576a 1469615i bk11: 576a 1469453i bk12: 548a 1470565i bk13: 548a 1470593i bk14: 516a 1470714i bk15: 516a 1470514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461260 n_act=273 n_pre=257 n_req=4143 n_rd=8944 n_write=3894 bw_util=0.01741
n_activity=41988 dram_eff=0.6115
bk0: 528a 1470281i bk1: 528a 1470048i bk2: 576a 1470076i bk3: 576a 1469672i bk4: 576a 1470043i bk5: 576a 1469489i bk6: 576a 1470299i bk7: 576a 1470076i bk8: 576a 1469268i bk9: 576a 1468716i bk10: 576a 1470049i bk11: 576a 1469354i bk12: 548a 1470701i bk13: 548a 1470373i bk14: 516a 1470574i bk15: 516a 1470393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461302 n_act=256 n_pre=240 n_req=4143 n_rd=8944 n_write=3886 bw_util=0.0174
n_activity=42201 dram_eff=0.608
bk0: 528a 1470439i bk1: 528a 1470100i bk2: 576a 1470502i bk3: 576a 1469671i bk4: 576a 1469860i bk5: 576a 1469712i bk6: 576a 1470389i bk7: 576a 1469990i bk8: 576a 1468944i bk9: 576a 1468824i bk10: 576a 1469908i bk11: 576a 1469536i bk12: 548a 1470906i bk13: 548a 1470605i bk14: 516a 1470799i bk15: 516a 1470597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461272 n_act=274 n_pre=258 n_req=4135 n_rd=8952 n_write=3872 bw_util=0.01739
n_activity=41841 dram_eff=0.613
bk0: 532a 1470220i bk1: 532a 1469902i bk2: 576a 1469966i bk3: 576a 1469701i bk4: 576a 1470016i bk5: 576a 1469966i bk6: 576a 1470346i bk7: 576a 1469911i bk8: 576a 1468829i bk9: 576a 1468519i bk10: 576a 1469370i bk11: 576a 1469727i bk12: 548a 1470873i bk13: 548a 1470409i bk14: 516a 1470655i bk15: 516a 1470316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340477
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461255 n_act=280 n_pre=264 n_req=4142 n_rd=8944 n_write=3885 bw_util=0.0174
n_activity=41527 dram_eff=0.6179
bk0: 532a 1470393i bk1: 532a 1469954i bk2: 576a 1470013i bk3: 576a 1469643i bk4: 576a 1469957i bk5: 576a 1469602i bk6: 576a 1470325i bk7: 576a 1469693i bk8: 576a 1468916i bk9: 576a 1468493i bk10: 576a 1469653i bk11: 576a 1469239i bk12: 544a 1470455i bk13: 544a 1470260i bk14: 516a 1470729i bk15: 516a 1470365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461322 n_act=268 n_pre=252 n_req=4124 n_rd=8944 n_write=3842 bw_util=0.01734
n_activity=41490 dram_eff=0.6163
bk0: 532a 1470181i bk1: 532a 1470037i bk2: 576a 1470235i bk3: 576a 1469526i bk4: 576a 1470023i bk5: 576a 1469941i bk6: 576a 1470315i bk7: 576a 1469804i bk8: 576a 1468927i bk9: 576a 1468681i bk10: 576a 1469784i bk11: 576a 1469320i bk12: 544a 1470760i bk13: 544a 1470429i bk14: 516a 1470811i bk15: 516a 1470423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1474628 n_nop=1461309 n_act=273 n_pre=257 n_req=4125 n_rd=8940 n_write=3849 bw_util=0.01735
n_activity=41328 dram_eff=0.6189
bk0: 532a 1470295i bk1: 532a 1470002i bk2: 576a 1469998i bk3: 576a 1469640i bk4: 576a 1470265i bk5: 576a 1469833i bk6: 576a 1470288i bk7: 576a 1469919i bk8: 576a 1469079i bk9: 576a 1468830i bk10: 576a 1469537i bk11: 576a 1469528i bk12: 544a 1470743i bk13: 544a 1470084i bk14: 516a 1470742i bk15: 512a 1470192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2273, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2366, Reservation_fails = 0
L2_cache_bank[2]: Access = 5048, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2274, Reservation_fails = 2
L2_cache_bank[3]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2354, Reservation_fails = 0
L2_cache_bank[4]: Access = 5044, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2301, Reservation_fails = 0
L2_cache_bank[5]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2370, Reservation_fails = 0
L2_cache_bank[6]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2260, Reservation_fails = 0
L2_cache_bank[7]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2363, Reservation_fails = 0
L2_cache_bank[8]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2308, Reservation_fails = 0
L2_cache_bank[9]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2374, Reservation_fails = 0
L2_cache_bank[10]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2294, Reservation_fails = 0
L2_cache_bank[11]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2398, Reservation_fails = 0
L2_cache_bank[12]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2287, Reservation_fails = 1
L2_cache_bank[13]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2356, Reservation_fails = 0
L2_cache_bank[14]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2305, Reservation_fails = 0
L2_cache_bank[15]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2350, Reservation_fails = 0
L2_cache_bank[16]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2268, Reservation_fails = 0
L2_cache_bank[17]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2392, Reservation_fails = 0
L2_cache_bank[18]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2292, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2386, Reservation_fails = 0
L2_cache_bank[20]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2286, Reservation_fails = 0
L2_cache_bank[21]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2319, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 51176
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.2274
	minimum = 6
	maximum = 272
Network latency average = 14.1719
	minimum = 6
	maximum = 266
Slowest packet = 65976
Flit latency average = 13.4937
	minimum = 6
	maximum = 266
Slowest flit = 140402
Fragmentation average = 8.83111e-06
	minimum = 0
	maximum = 2
Injected packet rate average = 0.00285174
	minimum = 0.00225082 (at node 10)
	maximum = 0.003301 (at node 43)
Accepted packet rate average = 0.00285174
	minimum = 0.00225082 (at node 10)
	maximum = 0.003301 (at node 43)
Injected flit rate average = 0.00609585
	minimum = 0.00356039 (at node 10)
	maximum = 0.00921862 (at node 47)
Accepted flit rate average= 0.00609585
	minimum = 0.00475726 (at node 34)
	maximum = 0.00736822 (at node 8)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2274 (1 samples)
	minimum = 6 (1 samples)
	maximum = 272 (1 samples)
Network latency average = 14.1719 (1 samples)
	minimum = 6 (1 samples)
	maximum = 266 (1 samples)
Flit latency average = 13.4937 (1 samples)
	minimum = 6 (1 samples)
	maximum = 266 (1 samples)
Fragmentation average = 8.83111e-06 (1 samples)
	minimum = 0 (1 samples)
	maximum = 2 (1 samples)
Injected packet rate average = 0.00285174 (1 samples)
	minimum = 0.00225082 (1 samples)
	maximum = 0.003301 (1 samples)
Accepted packet rate average = 0.00285174 (1 samples)
	minimum = 0.00225082 (1 samples)
	maximum = 0.003301 (1 samples)
Injected flit rate average = 0.00609585 (1 samples)
	minimum = 0.00356039 (1 samples)
	maximum = 0.00921862 (1 samples)
Accepted flit rate average = 0.00609585 (1 samples)
	minimum = 0.00475726 (1 samples)
	maximum = 0.00736822 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 5 sec (1865 sec)
gpgpu_simulation_rate = 55635 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4224 Tlb_hit: 1428 Tlb_miss: 2796 Tlb_hit_rate: 0.338068
Shader1: Tlb_access: 4008 Tlb_hit: 1280 Tlb_miss: 2728 Tlb_hit_rate: 0.319361
Shader2: Tlb_access: 3968 Tlb_hit: 1130 Tlb_miss: 2838 Tlb_hit_rate: 0.284778
Shader3: Tlb_access: 4192 Tlb_hit: 1328 Tlb_miss: 2864 Tlb_hit_rate: 0.316794
Shader4: Tlb_access: 4084 Tlb_hit: 1274 Tlb_miss: 2810 Tlb_hit_rate: 0.311949
Shader5: Tlb_access: 4060 Tlb_hit: 1278 Tlb_miss: 2782 Tlb_hit_rate: 0.314778
Shader6: Tlb_access: 3908 Tlb_hit: 1472 Tlb_miss: 2436 Tlb_hit_rate: 0.376663
Shader7: Tlb_access: 3896 Tlb_hit: 1184 Tlb_miss: 2712 Tlb_hit_rate: 0.303901
Shader8: Tlb_access: 4156 Tlb_hit: 1432 Tlb_miss: 2724 Tlb_hit_rate: 0.344562
Shader9: Tlb_access: 4072 Tlb_hit: 1402 Tlb_miss: 2670 Tlb_hit_rate: 0.344303
Shader10: Tlb_access: 3560 Tlb_hit: 992 Tlb_miss: 2568 Tlb_hit_rate: 0.278652
Shader11: Tlb_access: 3840 Tlb_hit: 1024 Tlb_miss: 2816 Tlb_hit_rate: 0.266667
Shader12: Tlb_access: 4304 Tlb_hit: 1410 Tlb_miss: 2894 Tlb_hit_rate: 0.327602
Shader13: Tlb_access: 3744 Tlb_hit: 986 Tlb_miss: 2758 Tlb_hit_rate: 0.263355
Shader14: Tlb_access: 4156 Tlb_hit: 1256 Tlb_miss: 2900 Tlb_hit_rate: 0.302214
Shader15: Tlb_access: 3968 Tlb_hit: 1338 Tlb_miss: 2630 Tlb_hit_rate: 0.337198
Shader16: Tlb_access: 4068 Tlb_hit: 1284 Tlb_miss: 2784 Tlb_hit_rate: 0.315634
Shader17: Tlb_access: 4192 Tlb_hit: 1214 Tlb_miss: 2978 Tlb_hit_rate: 0.289599
Shader18: Tlb_access: 3892 Tlb_hit: 1272 Tlb_miss: 2620 Tlb_hit_rate: 0.326824
Shader19: Tlb_access: 4016 Tlb_hit: 1172 Tlb_miss: 2844 Tlb_hit_rate: 0.291833
Shader20: Tlb_access: 3904 Tlb_hit: 1026 Tlb_miss: 2878 Tlb_hit_rate: 0.262807
Shader21: Tlb_access: 4076 Tlb_hit: 1318 Tlb_miss: 2758 Tlb_hit_rate: 0.323356
Shader22: Tlb_access: 3940 Tlb_hit: 1226 Tlb_miss: 2714 Tlb_hit_rate: 0.311168
Shader23: Tlb_access: 4280 Tlb_hit: 1310 Tlb_miss: 2970 Tlb_hit_rate: 0.306075
Shader24: Tlb_access: 4056 Tlb_hit: 1296 Tlb_miss: 2760 Tlb_hit_rate: 0.319527
Shader25: Tlb_access: 4052 Tlb_hit: 1180 Tlb_miss: 2872 Tlb_hit_rate: 0.291214
Shader26: Tlb_access: 4212 Tlb_hit: 1282 Tlb_miss: 2930 Tlb_hit_rate: 0.304368
Shader27: Tlb_access: 3988 Tlb_hit: 1348 Tlb_miss: 2640 Tlb_hit_rate: 0.338014
Tlb_tot_access: 112816 Tlb_tot_hit: 35142, Tlb_tot_miss: 77674, Tlb_tot_hit_rate: 0.311498
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 726 Tlb_invalidate: 336 Tlb_evict: 0 Tlb_page_evict: 336
Shader1: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader2: Tlb_validate: 698 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader3: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader4: Tlb_validate: 754 Tlb_invalidate: 348 Tlb_evict: 0 Tlb_page_evict: 348
Shader5: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader6: Tlb_validate: 656 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader7: Tlb_validate: 726 Tlb_invalidate: 336 Tlb_evict: 0 Tlb_page_evict: 336
Shader8: Tlb_validate: 708 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader9: Tlb_validate: 666 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader10: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader11: Tlb_validate: 652 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader12: Tlb_validate: 688 Tlb_invalidate: 320 Tlb_evict: 0 Tlb_page_evict: 320
Shader13: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader14: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader15: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader16: Tlb_validate: 726 Tlb_invalidate: 336 Tlb_evict: 0 Tlb_page_evict: 336
Shader17: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader18: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader19: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader20: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader21: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader22: Tlb_validate: 660 Tlb_invalidate: 308 Tlb_evict: 0 Tlb_page_evict: 308
Shader23: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader24: Tlb_validate: 758 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader25: Tlb_validate: 754 Tlb_invalidate: 348 Tlb_evict: 0 Tlb_page_evict: 348
Shader26: Tlb_validate: 754 Tlb_invalidate: 348 Tlb_evict: 0 Tlb_page_evict: 348
Shader27: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Tlb_tot_valiate: 19922 Tlb_invalidate: 9240, Tlb_tot_evict: 0, Tlb_tot_evict page: 9240
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2796 Page_hit: 1820 Page_miss: 976 Page_hit_rate: 0.650930
Shader1: Page_table_access:2728 Page_hit: 1736 Page_miss: 992 Page_hit_rate: 0.636364
Shader2: Page_table_access:2838 Page_hit: 1822 Page_miss: 1016 Page_hit_rate: 0.642001
Shader3: Page_table_access:2864 Page_hit: 1844 Page_miss: 1020 Page_hit_rate: 0.643855
Shader4: Page_table_access:2810 Page_hit: 1826 Page_miss: 984 Page_hit_rate: 0.649822
Shader5: Page_table_access:2782 Page_hit: 1766 Page_miss: 1016 Page_hit_rate: 0.634795
Shader6: Page_table_access:2436 Page_hit: 1564 Page_miss: 872 Page_hit_rate: 0.642036
Shader7: Page_table_access:2712 Page_hit: 1700 Page_miss: 1012 Page_hit_rate: 0.626844
Shader8: Page_table_access:2724 Page_hit: 1716 Page_miss: 1008 Page_hit_rate: 0.629956
Shader9: Page_table_access:2670 Page_hit: 1618 Page_miss: 1052 Page_hit_rate: 0.605992
Shader10: Page_table_access:2568 Page_hit: 1520 Page_miss: 1048 Page_hit_rate: 0.591900
Shader11: Page_table_access:2816 Page_hit: 1808 Page_miss: 1008 Page_hit_rate: 0.642045
Shader12: Page_table_access:2894 Page_hit: 1846 Page_miss: 1048 Page_hit_rate: 0.637871
Shader13: Page_table_access:2758 Page_hit: 1774 Page_miss: 984 Page_hit_rate: 0.643220
Shader14: Page_table_access:2900 Page_hit: 1844 Page_miss: 1056 Page_hit_rate: 0.635862
Shader15: Page_table_access:2630 Page_hit: 1722 Page_miss: 908 Page_hit_rate: 0.654753
Shader16: Page_table_access:2784 Page_hit: 1852 Page_miss: 932 Page_hit_rate: 0.665230
Shader17: Page_table_access:2978 Page_hit: 1882 Page_miss: 1096 Page_hit_rate: 0.631968
Shader18: Page_table_access:2620 Page_hit: 1676 Page_miss: 944 Page_hit_rate: 0.639695
Shader19: Page_table_access:2844 Page_hit: 1864 Page_miss: 980 Page_hit_rate: 0.655415
Shader20: Page_table_access:2878 Page_hit: 1846 Page_miss: 1032 Page_hit_rate: 0.641418
Shader21: Page_table_access:2758 Page_hit: 1814 Page_miss: 944 Page_hit_rate: 0.657723
Shader22: Page_table_access:2714 Page_hit: 1634 Page_miss: 1080 Page_hit_rate: 0.602063
Shader23: Page_table_access:2970 Page_hit: 2030 Page_miss: 940 Page_hit_rate: 0.683502
Shader24: Page_table_access:2760 Page_hit: 1792 Page_miss: 968 Page_hit_rate: 0.649275
Shader25: Page_table_access:2872 Page_hit: 1864 Page_miss: 1008 Page_hit_rate: 0.649025
Shader26: Page_table_access:2930 Page_hit: 1942 Page_miss: 988 Page_hit_rate: 0.662799
Shader27: Page_table_access:2640 Page_hit: 1656 Page_miss: 984 Page_hit_rate: 0.627273
Page_table_tot_access: 77674 Page_tot_hit: 49778, Page_tot_miss 27896, Page_tot_hit_rate: 0.640858 Page_tot_fault: 15 Page_tot_pending: 27881
Total_memory_access_page_fault: 15, Average_latency: 347033.156250
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 30 Page_evict_not_dirty: 98
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.994105
[0-25]: 0.057411, [26-50]: 0.034282, [51-75]: 0.008399, [76-100]: 0.899907
Pcie_write_utilization: 0.203144
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1016305 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(536.228882)
F:   223850----T:   230715 	 St: 80280000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 8028c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 80290000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 80292000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 80481000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 80491000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 80381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   280060 	 St: 80390000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280060----T:   287840 	 St: 80392000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   288237----T:   291037 	 St: 802a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291037----T:   306263 	 St: 802a2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306263----T:   308868 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308868----T:   324563 	 St: 804a1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330017----T:   332622 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332622----T:   348317 	 St: 803a1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349048----T:   351848 	 St: 802c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351848----T:   382101 	 St: 802c2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382101----T:   384706 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384706----T:   415429 	 St: 804c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   420625----T:   423230 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423230----T:   453953 	 St: 803c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   462590----T:   465390 	 St: 80300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465390----T:   525755 	 St: 80302000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525755----T:   528360 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528360----T:   589196 	 St: 80501000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   594587----T:   597192 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   594587----T:   597192 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597192----T:   599797 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   599797----T:   602402 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602402----T:   605007 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605007----T:   607612 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   607612----T:   610217 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610217----T:   612822 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   612822----T:   615427 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615427----T:   618032 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618032----T:   620637 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   620637----T:   623242 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623242----T:   625847 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   625847----T:   628452 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628452----T:   631057 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631057----T:   633662 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   633662----T:   636267 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636267----T:   638872 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   638872----T:   641477 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641477----T:   644082 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644082----T:   646687 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   646687----T:   649292 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649292----T:   651897 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   651897----T:   654502 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654502----T:   657107 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657107----T:   659712 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   659712----T:   662317 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662317----T:   664922 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   664922----T:   667527 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   667527----T:   670132 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   670132----T:   672737 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   672737----T:   675342 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   675342----T:   677947 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   677947----T:   680552 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   680552----T:   683157 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   683157----T:   685762 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   685762----T:   688367 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   688367----T:   690972 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   690972----T:   693577 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   693577----T:   696182 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   696182----T:   698787 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   698787----T:   701392 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   701392----T:   703997 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   703997----T:   706602 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   706602----T:   709207 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   709207----T:   711812 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   711812----T:   714417 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   714417----T:   717022 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   717022----T:   719627 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   719627----T:   722232 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   722232----T:   724837 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   724837----T:   727442 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   727442----T:   730047 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   730047----T:   732652 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   732652----T:   735257 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   735257----T:   737862 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   737862----T:   740467 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   740467----T:   743072 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   743072----T:   745677 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   745677----T:   748282 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   748282----T:   750887 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   750887----T:   753492 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   753492----T:   756097 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   756097----T:   758702 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   758702----T:   761307 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   761307----T:   763912 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   763912----T:   766517 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   766517----T:   769122 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   769122----T:   771727 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   771727----T:   774332 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   774332----T:   776937 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   776937----T:   779542 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   779542----T:   782147 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   782147----T:   784752 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   784752----T:   787357 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   787357----T:   789962 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   789962----T:   792567 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   792567----T:   795172 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   795172----T:   797777 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   797777----T:   800382 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   800382----T:   802987 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   802987----T:   805592 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   805592----T:   808197 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   808197----T:   810802 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   810802----T:   813407 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   813407----T:   816012 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   816012----T:   818617 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   818617----T:   821222 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   821222----T:   823827 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   823827----T:   826432 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   826432----T:   829037 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   829037----T:   831642 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   831642----T:   834247 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   834247----T:   836852 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   836852----T:   839457 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   839457----T:   842062 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   842062----T:   844667 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   844667----T:   847272 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   847272----T:   849877 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   849877----T:   852482 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   852482----T:   855087 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   855087----T:   857692 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   857692----T:   860297 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   860297----T:   862902 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   862902----T:   865507 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   865507----T:   868112 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   868112----T:   870717 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   870717----T:   873322 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   873322----T:   875927 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   875927----T:   878532 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   878532----T:   881137 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   881137----T:   883742 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   883742----T:   886347 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   886347----T:   888952 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   888952----T:   891557 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   891557----T:   894162 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   894162----T:   896767 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   896767----T:   899372 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   899372----T:   901977 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   901977----T:   904582 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   904582----T:   907187 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   907187----T:   909792 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   909792----T:   912397 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   912397----T:   915002 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   915002----T:   917607 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   917607----T:   920212 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   920212----T:   922817 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   922817----T:   925422 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   925423----T:   986259 	 St: 80401000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   925423----T:   928028 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1016305----T:  1018910 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1016305----T:  1024545 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1027150----T:  1029755 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1027150----T:  1035390 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1037995----T:  1040600 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1037995----T:  1053690 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1056295----T:  1058900 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1056295----T:  1087018 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1089623----T:  1092228 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1089623----T:  1136341 	 St: 0 Sz: 397312 	 Sm: 0 	 T: device_sync(31.544903)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 794155(cycle), 536.228882(us)
Tot_kernel_exec_time_and_fault_time: 1793830(cycle), 1211.228882(us)
Tot_memcpy_h2d_time: 408372(cycle), 275.740723(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 408372(cycle), 275.740723(us)
Tot_devicesync_time: 122641(cycle), 82.809586(us)
Tot_writeback_time: 333440(cycle), 225.145172(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 456081(cycle), 307.954773(us)
GPGPU-Sim: *** exit detected ***
